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3 
1 Introduction 
This report describes the behavioral modeling of the Intel 8255A, Programmable Peripheral 
Interface, which is designed for the use with Intel micro processors. We have used the 
Intel data book (Intel87) description as the primary source of information. The information 
provided in this data book includes the chip's functionality according to its input/output, 
timing and operational characteristics, and a functional block diagram. The report illustrates 
a modeling approach in detail using state-charts, flowcharts and VHDL. The resultant model 
was coded in VHDL and tested with the Vantage Analysis Systems VHDL simulator [Vant89]. 
This report is divided into 6 sections. Section 2 summanzes the functionalities and 
structural view of the Intel 8255A. Section 3 discusses the modeling approach. Section 
4 describes the behavioral model of the chip using Spec Charts [VaN a Ga), flowcharts and 
pseudo-code. Section 5 outlines the testing strategy for the resultant model, and a description 
of each test scenario. Appendix I contains detailed flowcharts for the model. Appendix II 
contains test vectors and test waveforms for those test scenarios describes in Section 5. And 
finally, Appendix III provides a listing of the actual VHDL code for our behavioral model of 
the Intel 8255A. 
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2 The Intel 8255A 
The Intel 8255A is a general purpose programmable peripheral interface device designed 
for use with Intel micro processors. Its function is to interface peripheral equipment to the 
microcomputer system bus, as shown in Figure 1. 
The Intel 8255A has 24 I/O pins which can be individually configured into 2 groups of 
12 or 3 groups of 8 and used in 3 major modes of operation. 
The configuration is programmed by the system software so that normally no external 
logic is necessary to interface peripheral devices or structures. 
2.1 Functional Description of the Intel 8255A 
Figure 2 shows the block diagram for the 8255A. It contains three 8-bit ports(A, B, and C) . 
. All can be configured in a wide variety of functional characteristics by the system software 
but each has its own special features or "personality" to further enhance the power and 
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Figure 1: Typical Application for the 8255A. 
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Figure 2: 8255A Block Diagram and Pin Configuration. 
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• PortA consists of one S-bit data output latch/buffer and one 8-bit data input ldtc!i. 
• PortB consists of one 8-bit data input/output latch/buffer and one 8-bit data input 
buffer. 
• PortC consists of one 8-bit data output latch/buffer and one 8-bit data input buffer 
(no latch for input). This port can be divided into two 4-bit ports under the mode 
control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal 
outputs and status signal inputs in conjunction with ports A and B. 
These 24 I/O pins may be individually programmed in 2 groups of 12 and used in :3 
major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be 
programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group 
may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used 
for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a 
bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one 
from the other group, for handshaking. 
2.2 Structural Description of the Intel 8255A 
• Data Bus Buffer 
This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system 
bus. Data is transmitted or received by the buffer upon execution of input or output 
instructions by the micro processor. Control words and status information are also 
transferred through the data bus buffer. 
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• CS_B:\.R (chip select) 
A "low" on this input pin enables the communication between the 8255A and the micro 
processor. 
• RD_BAR (read) 
A "low" on this input pin enables the 8255A to send the data or status information to 
the micro processor on the data bus. In essence, it allows the micro processor to ''read 
from" the 8255A. 
• WR_BAR (write) 
A "low" on this input pin enables the micro processor to write data or control words 
into the 8255A. 
• AOJVIODE and AlJVIODE (port select 0 and port select 1) 
These input signals, in conjunctions with the RD_BAR and WR_BAR inputs, control 
the selection of one of the three ports or the control word registers. They are normally 
connected to the least significant bits of the address bus. 
• RESET 
A "high" on this input clears the control registers and all ports (A,B,C) are set to the 
input mode. 
• I/O PORTS (port A, B, and C) 
These ports can be configured individually in a wide variety of functional characteristics 
by the system software. 
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3 Modeling Approach 
We have divided the modeling task into three major phases of incremental development. Dur-
ing the first phase, behavior of the Intel 8255A was described using state-charts, flowcharts 
and pseudo-code. Description of the Intel 8255A chip from Intel data book [Intel87) is used as 
a main source of specification. Since many aspects of the chip's functionality are not clearly 
described in the Intel data sheet, several assumptions have been made. More explanation 
on these assumptions can be found later in this section. 
In the second phase, each state and its corresponding flowchart is then converted into 
VHDL code. The state is primarily modeled with process and block structures. The guard 
at each entry to each block signifies the conditions under which a state is to be entered. 
In the final phase, the VHDL code is compiled, simulated, and its resultant waveforms 
are compared to those given in the Intel data book (Intel87]. 
3.1 Assumptions of Some Functionalities 
The Intel data sheet description of the Intel 8255A was the only available source of specifica-
tion we could locate. Most of the chip's functionalities can be extracted from the data sheet. 
But some of these functions are either vaguely described or are entirely missing. Hence, we 
made logical assumptions to fill these gaps in the behavior. These assumptions are listed 
below: 
• Reset Operation 
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The data sheet does not clearly say what happens if the chip is reset while in the 
middle of a wait operation (e.g. waiting for handshaking signals). In our model, 
we assume that if a RESET signal is activated, the chip will abort any encountered 
waiting operations while trying to complete the current I/O operation. The chip then 
puts itself into the RESET state. Hence, in the scenario where the chip is waiting on a 
handshaking signaL the chip will abort the wait, finish the current operation and enter 
the RESET state. 
To model this process, an additional check for the RESET signal is added to every 
waiting operation in every state. The condition of the wait should be satisfied if the 
RESET signal is activated. (See the actual VHDL code in the Appendix III for more 
detail). 
• Chip Enable Operation 
In our model, we assume that if the chip is disabled, communication between the 8255A 
and the micro processor will be disabled. However, in some modes, communication 
between the 8255A and external devices is allowed. For example, in mode 1 input 
(handshaking operation), latching of data from external devices is performed regardless 
of whether the chip is enabled or disabled. The data will remain in the latch until the 
chip (8255A) is enabled again. Similarly, during a handshaking output operation, if 
the chip is disabled after the data is latched from the micro processor data bus, the 
data will remain in the latch until the external device acknowledges the acceptance. 
• Mode Select Operation 
A new setting of the chip's configuration will only take effect at the beginning of any 
read/write cycle. In another word, if the chip is in the middle of a read/write operation 
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when its configuration is altered, the chip will maintain the old configuration until 
it completes that read/write cycle. Subsequently, it will be configured to the new 
configuration setting. 
3.2 Treatment of Timing Behavior 
Timing specifications of the Intel 8255A from the Intel data book (Intel87] represent physical 
characteristics of the real chip. All timing delays are coded as inertial delays in the final 
VHD L model. However timing constraints (e.g., setup time, hold time etc.) are controlled 
by VHDL assertions. Error messages are reported when timing constraints are violated. 
3.3 Simulator Specifics 
The VHDL model given in Appendix III has been successfully simulated under the Vantage 
Analysis Systems, version 1.08 (Vant89]. The waveforms given in Appendix II are direct 
screen dumps from the Sun workstation. 
4 Behavioral Model of The Intel 8255A 
The behavioral of the Intel 8255A can be modeled using SpecCharts (VaNaGa] consisting of 
2 primary states: RESET state and ACTIVE state (Figure 3). 
A brief description of each state is given below. Appendix I shows detailed flowcharts for 
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Figure 3: Intel 8255A SpecCharts 
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• RESET State 
This state performs the reset operation. It can be invoked at anytime by activating 
the reset signal. In this state, control registers are cleared and all ports (A,B,C) are 
set to the input mode 0. The chip will remain in this state until the reset signal is 
deactivated. 
• ACTIVE State 
This state consists of 25 concurrent states. They are modeled concurrently because 
external devices can communicate with the 8255A through any of its 3 ports simul-
taneously. But since a port can only operate in one mode at a time, a port mode 
internal signal is assigned to each port as a control signal. The only exception is port 
C, which has two signals, since its upper and lower half can be configured differently. 
These control signals are described below. 
Note that among these 25 concurrent states, there is no special state to handle mode2 
configuration of the chip. This is because we have modeled the configuration of mode2 
as a combination of operations from other modes. 
The model consists of several internal signals. These signals are used as control signals 
to determine the activation of each state in the model. Descriptions for these signals are 
given below: 
e port A mode 
This signal indicates the mode configuration for port A. The port A mode signal can 
be set to only one value/mode as specified in Figure 3 (mode 0 input, mode 0 output, 
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mode 1 input, mode 1 output, mode 2). Hence, I/0 operations from/to port A need 
to consult port A mode signal before initiating the operation. 
• port B mode 
This signal indicates the mode configuration for port B. The port B mode signal can 
be set to only one value/mode as specified in Figure 3 (mode 0 input, mode 0 output, 
mode 1 input, mode 1 output). Hence, I/O operations from/to port B need to consult 
port B mode signal before initiating the operation. 
• 1( ower) port C mode 
This signal indicates the mode configuration for the lower 4 bits ( C0-3) of port C. The 
l port C mode signal can be set to only one value/mode as specified in Figure 3 (mode 
b input, mode 0 output, mode 1 input, mode 1 output, null mode). null mode occurs 
when all the lower 4 bits of port C are used as handshaking signals (e.g. combination 
of mode 1). Hence, I/O operations from/to lower 4 bits of port C need to consult the 
l port C mode signal before initiating the operation. 
• u(pper) port C mode 
This signal indicates the mode configuration for the upper 4 bits ( C4-7) of port C. The 
u port C mode signal can be set to only value/mode as specified in Figure 3 (mode 
0 input, mode 0 output, mode 1-45 input (only bit 4 and 5 are activated), mode 1-
45 output, mode 1-67 input (only bit 6 and 7 are activated), mode 1-67 output, null 
mode). null mode occurs when all upper 4 bits of port C are used as handshaking 
signals (e.g. mode 2). Hence, I/O operations from/to upper 4 bits of port C need to 
consult the u port C mode signal before initiating the operation. 
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• read req ( uest) (port) A 
This signal is controlled by the READ process. The signal is activated when the micro 
processor issues a read command. When active, the read req A signal indicates the 
transfer of data from port A onto the micro processor data bus. 
• read req( uest) (port) B 
This signal is controlled by the READ process. The signal is activated when the micro 
processor issues a read command. When active, the read req B signal indicates the 
transfer of data from port B onto the micro processor data bus. 
• read req( uest) l(lower) (port) C 
This signal is controlled by the READ process. The signal is activated when the micro 
processor issues a read command. When active, the read req l C signal indicates the 
transfer of data from the lower 4 bits ( CO-C3) of port C onto the micro processor data 
bus. 
• read req(uest) u(pper) (port) C 
This signal is controlled by the READ process. The signal is activated when the micro 
processor issues a read command. When active, the read req u C signal indicates the 
transfer of data from the upper 4 bits ( C4-C7) of port C onto the micro processor 
data bus. 
• out en( able) (port) A 
This signal is controlled by the WRITE process. The signal is activated when the micro 
processor issues a write command. When active, the out en A indicates the transfer 
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of data from the micro processor data bus into the internal latch of the 825.SA or into 
the external device data bus through port A, depending on the port configuration. 
• out en( able) (port) B 
This signal is controlled by the WRITE process. The signal is activated when the micro 
processor issues a write command. vVhen active, the out en B indicates the transfer 
of data from the micro processor data bus into the internal latch of the 8255A or into 
the external device data bus through port B, depending on the ')Ort configuration. 
• out en( able) 1( ower) (port) C 
This signal is controlled by the WRITE process. The signal is activated when the micro 
processor issues a write command. When active, the out en l C indicates the transfer 
of data from the micro processor data bus into the internal latch of the 8255A or into 
the external device data bus through the lower 4 bits ( CO-C3) of port C, depending on 
the port configuration. 
• out en( able) u(pper) (port) C 
This signal is controlled by the WRITE process. The signal is activated when the micro 
processor issues a write command. When active, out en u C indicates the transfer of 
data from the micro processor data bus into the internal latch of the 8255A or into 
the external device data bus through the upper 4 bits ( C4-C7) of port C, depending 
on the port configuration. 
• bit set/reset en(able) 
This signal is controlled by the WRITE process. The signal is activated when the 
micro processor requests any of the eight bits of port C to be set or reset. This feature 
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reduces software requirements in control-based applications. 
• config(uration) en(able) 
This signal is controlled by the WRITE process. The signal is activated when the 
micro processor requires alteration of the chip's configuration. 
4.1 ACTIVE State 
A brief discussion of the 25 concurrent states within the ACTIVE state are provided as 
follow: 
• READ State 
This state is responsible for controlling read operations. During a read cycle, the read 
enable signal is activated from this state to the port specified by the micro processor 
(through the signals AO and Al). This results in the transfer of data from the internal 
latch or external devices onto the micro processor data bus. 
• MODE 0 PORT A INPUT State 
This state is ac,tivated if port A is configured to mode 0 input and a read request 
signal is received. Data from port A is transfered onto the micro processor data bus 
on completion of this state. 
• MODE 0 PORT B INPUT State 
This state is activated if port B is configured to mode 0 input and a read request 
signal is received. Data from port B is transfered onto the micro processor data bus 
on completion of this state. 
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• MODE 1 PORT A INPUT State 
This state is activated if port A is configured to mode 1 input or mode2, and strobe 
signal is received from the external device. This state performs the handshaking input 
operation with the external device that is connected to port A. 
• MODE 1 PORT B INPUT State 
This state is activated if port B is configured to mode 1 input and strobe signal is 
received from the external device. This state performs handshaking input operation 
with the external device that is connected to port B. 
e MODE 0 LOWER PORT C INPUT State 
This state is activated if the lower port C is configured to mode 0 input and a read 
request signal is received. The lower 4 bits of data from port C (CO-C3) are transfered 
onto the micro processor data bus on completion of this state. 
e MODE 1 LOWER PORT C INPUT State 
This state is activated if lower the port C is configured to mode 1 input and a read 
request signal is received. Data from bits 0-2 of port C are transfered onto the micro 
processor data bus on completion of this state (this state happens in mode2 configu-
ration). 
e MODE 0 UPPER PORT C INPUT State 
This state is activated if the upper port C is configured to mode 0 input and a read 
request signal is received. The upper 4 bits data from port C ( C4-C7) are transfered 
onto the micro processor data bus on completion of this state. 
• MODE 1 UPPER PORT C-45 INPUT State 
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This state is activated if the upper port C is configured to mode 1 bit 4-5 input and a 
read request signal is received. Data from bits 4 and 5 of port C are transfered onto 
the micro processor data bus on completion of this state. 
• MODE 1 UPPER PORT C-67 INPUT State 
This state is activated if the upper port C is configured to mode 1 bit 6-7 input and a 
read request signal is received. Data from bits 6 and 7 of port C are transfered onto 
the micro processor data bus on completion of this state. 
• WRITE State 
This state is responsible for controlling write operations. During a write cycle, out 
en( able) signal is activated from this state to the port specified by the micro processor 
(through AO and Al signals). This results in the transfer of data from the micro 
processor data bus into the 8255A latches or onto the external device data bus. 
In the case of a mode selection operation, the configuration enable signal will be ac-
tivated from. this state. And in the case of a bit set/reset operation, the bit set/reset 
enable signal will be activated from this state. 
• BIT SET /RESET State 
This state is responsible for setting and resetting any of the eight bits of port C and 
interrupt flip-flops. It is activated by the bit set/reset en( able) signal which is controlled 
by the WRITE state. 
• PORT A MODE SELECTOR State 
This state waits for the config(uration) en( able) signal to be activated by the WRITE 
state. Upon the activation, it reads the data bus and sets the internal control signal 
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port A mode to the mode which is specified by the configuration given on the micro 
processor data bus. 
• PORT B MODE SELECTOR State 
This state waits for the config(uration) en( able) signal to be activated by the WRITE 
state. Upon the activation, it reads the data bus and sets the internal control signal 
port B mode to the mode which is specified by the configuration given on the micro 
processor data bus. 
• UPPER PORT C MODE .SELECTOR State 
This state waits for the config(uration) en( able) signal to be activated by the WRITE 
state. Upon the activation, it reads the data bus and sets the internal control signal 
u(pper) port C mode to the mode which is specified by the configuration given on the 
micro processor data bus. 
• LOWER PORT C MODE SELECTOR State 
This state waits for the config(uration) en( able) signal to be activated by the WRITE 
state. Upon the activation, it reads the data bus and sets the internal control signal 
l( ower) port C mode to the mode which is specified by the configuration given on the 
micro processor data bus. 
• MODE 0 PORT A OUTPUT State 
This state is activated if the control port A mode signal is set to mode 0 output and out 
en( able) signal for port A is activated. Subsequently, it transfers data from the micro 
processor data bus onto the external device bus connected to port A. 
• MODE 0 PORT B OUTPUT State 
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This state is activated if the control port B mode signal is set to mode D output and out 
en( able) signal for port B is activated. It then transfers data from the micro processor 
data bus onto the external device bus connected to port B. 
• MODE 1 PORT A OUTPUT State 
This state is activated if the control port A mode signal is set to mode 1 output or mode 
2, and out en( able) signal for port A is activated. This state performs handshaking 
communication with the external device. 
• MODE 1 PORT B OUTPUT State 
This state is activated if the control port B mode signal is set to mode 1 output and out 
en( able) signal for port Bis activated. This state performs handshaking communication 
with the external device. 
• MODE 0 LOWER PORT C OUTPUT State 
This state is activated if the control l( ower) port C signal is set to mode 0 output and 
out en( able) signal for lower port C is activated. It then transfers data from the micro 
processor data bus onto the external device connected to lower 4 bits of port C. 
• MODE 1 LOWER PORT C OUTPUT State 
This state is activated if the control l( ower) port C signal is set to mode 1 output and 
out en(able) signal for lower port C is activated. It then transfers data in bit 0-2 of 
the micro processor data bus onto bit 0-2 of the external device connected to port C 
(this situation happens in mode2 configuration). 
• MODE 0 UPPER PORT C OUTPUT State 
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This state is activated if the control l (owe r) po rt C signal is set to mode 1 output and 
out en( able) signal for lower port C is activated. It then transfers lower 4 bits data 
from the micro processor data bus onto the external device which is connected to port 
c. 
• MODE 1 UPPER PORT C-45 OUTPUT State 
This state is activated if the control u(pper) port C signal is set to mode 1 C-45 output 
and out en( able) signal for upper port C is activated. It then transfers data in bits 4 
and 5 of the micro processor data bus onto bits 4 and 5 of port C. 
• MODE 1 UPPER PORT C-67 OUTPUT State 
This state is activated if the control u(pper) port C signal is set to mode 1 C-67 output 
and out en(able) signal for upper port C is activated. It then it transfers data in bits 
6 and 7 of the micro processor data bus onto bits 6 and 7 of port C. 
4.2 8255 Operational Behavior 
A typical sequence of operations for the Intel 8255A would involve enabling the chip (CE_BAR 
= 0) and then resetting the chip (RESET = 1). Subsequently, data can be read from or 
written to external ports according to the current port configuration. 
For data to be written to external ports from the micro processor, the following sequence 
of events occurs: The micro processor places the data on the data bus and sets the control 
signals specifying which port is to be written into. Then, the micro processor sets the 
WRITE_BAR signal low, which causes data to be latched into the internal registers. At 
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the same time as when WRITE.l3AR goes low, the chip enters Write state, decodes the 
controlled signals and sends the out en(able) signal to the port which is specified by the 
controlled signals. This activates one of the concurrent OUPUT states to perform its function 
depending on the current mode setting. 
For a data to be read from external ports into the micro processor data bus, a sequence 
of the following events occur: The micro processor gives a combination of control signals 
which specify which port is to be read from. Then it places a low signal on the READ.l3AR 
line. Upon sensing the low on READ_BAR, the chip enters the Read State, decodes the 
port control signals and sends a read req(uest) which wakes up one of the concurrent INPUT 
States to perform the read operation. 
To change the configuration of the chip, the micro processor places a control word on the 
data bus and invokes the Write process by giving low signal on the WRITE_13AR line. In the 
Write state the chip decodes the control words and detects a mode changing operation. This 
enables the MODE SELECTOR states (by activating the config(uration) en( able) signal) to 
change the mode according to the given control word. 
To set or reset the interrupt masking register or handshaking signals, the micro pro-
cessor places a control. word on the micro processor data bus and set a low signal on the 
WRITE_BAR line. When WRITE.l3AR goes low, the chip enters the Write state. If it 
detects the control word to be a Bit Set/Reset operation, it enables the bit set/resr:,t en( able) 
signal and thereby brings itself into the BIT SET /RESET State. In this state, the signals 
and registers are set/ reset depending on the given control word. 
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5 Testing 
This section describes seven typical operational scenarios for the Intel 8255A chip. These test 
scenarios are derived from typical operational sequences specified in the data book description 
of the 8255A [Intel87]. Each of these scenarios (labeled as "Example") is accompanied by a 
test vector, in the Vantage Analysis Systems' simulator format, and waveforms showing the 
result of the simulation on the Vantage Analysis Systems VHDL Simulator[Vant89). (Test 
vectors and waveforms can be found in Appendix II.) 
5.1 Example 1 
In this example all ports are set to mode 0. Then a sequence of data is set on the data bus 
to be written to each of the 3 ports in the following sequence: 
Data Bus ---t Port C 
Data Bus ---t Port B 
Data Bus ---t Port A 
The test vector for this example is provided in Figure 30 and its corresponded wave form 
is given in Figure 31. 
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5.2 Example 2 
In this example all ports are set to Mode 0. Then a sequence of data is read in from each of 
the 3 ports in the following sequence: 
Port A ---+ Data Bus 
Port B ---+ Data Bus 
Port C ---+ Data Bus 
The test vector for this example is provided in Figure 32 and its corresponded wave form 
is given in Figure 33. 
5.3 Example 3 
In this example the test vectors are set up to test the Mode 1 read operation of Port A. 
Port A---+ Data Bus (MODE 1) 
The test vector for this example is provided in Figure 34 and its corresponded wave form 
is given in Figure 35. 
5.4 Example 4 
In this example the test vectors are set up to test the Mode 1 write operation of Port A. 
Data Bus ---+ Port A (MODE 1) 
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The test vector for this example is provided in Figure 36 and its corresponded wave form 
is given in Figure 3 7. 
5.5 Example 5 
In this example the test vectors are set up to test the Mode 1 read operation of Port B. 
Port B ~Data Bus (MODE 1) 
The test vector for this example is provided in Figure 38 and its corresponded wave form 
is given in Figure 39. 
5.6 Example 6 
In this example the test vectors are set up to test the Mode 1 write operation of Port B. 
Data Bus ~Port B (MODE 1) 
The test vector for this example is provided in Figure 40 and its corresponded wave form 
is given in Figure 41. 
5. 7 Example 7 
In this example the test vectors are set up to test both read and write operations in Mode 
2 of Port A, in the following sequence: 
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Data Bus ~ Port A (;\!ODE 2) 
Port A ---+ Data Bus (MODE 2) 
The test vector for this example is provided in Figure 42 and its corresponded wave form 
is given in Figure 43. 
6 Summary 
This report described the behavioral model of a commercial chip: the Intel 8255A. The 
modeling was derived from the Intel data book description as the initial specification. The 
behavioral model was developed using SpecCharts, flowcharts and pseudo-code. Subse-
quently, these flowcharts were coded in VHDL and tested on a commercial VHDL simulator 
(Vantage Analysis Systems). To verify the correctness of the behavior, a set of seven typical 
operational test cases were used as stimuli in the simulation and resultant waveforms were 
compared to those given in the Intel data book. 
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9 Appendix I 
This appendix contains detailed flowcharts for behavior model of the Intel 8255A. Explana-
tion for each of this flowchart is given in Section 4. 
BEGN 
WAIT UNTIL (REAO_ACK = 1) 
OATA_BUS = INTERNAL_REGISTER 
ENO 
Figure 4: Flowchart For READ State 
BEGIN 
INTERNAL_REG(0 .. 7) = PORT_A(0 .. 7) 
READ_ACK = 1 
Figure 5: Flowchart For MODE 0 PORT A INPUT State 
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INTERNAL_REG(0 .. 7) = PORT_B(0 .. 7) 
READ_ACK = 1 
Figure 6: Flowchart For MODE 0 PORT B INPUT State 
WAIT UNTIL PORT_C(4) = 0 
PORT_C(S) = 1 
WAIT UNTIL RD_BAR = 0 
INTERNAL_REG(0 .. 7) = PORT_A(0 .. 7) 
READ_ACK = 1 
PORT _C(3) = 0. 
WAIT UNTIL PORT_C(4) = 1 AND 
RD_BAR = 1 
I PORT_C(S) = 0 I 
~ 
___ ve_s _____ ...i WAIT UNTIL PORT_C(5) = 1 AND 
PORT_C(4) = 1 
PORT_C(3) = 1 
Figure 7: Flowchart For MODE 1 PORT A INPUT State 
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WAIT UNTIL PORT_C(2) = 0 
PORT_C(1) = 1 
___ v_e_s ___ ~ WAIT UNTIL PORT_C(1) = 1 AND 
WAIT UNTIL RD_BAR = 0 
INTERNAL_REG(0 .. 7) = PORT_B(0 .. 7) 
READ_ACK = 1 
PORT _C(O) = 0 
WAIT UNTIL PORT_C(2) = 1 AND 
RD_BAR = 1 
PORT_C(1) = 0 
PORT_C(2) = 1 
PORT_C(O) = 1 
l 
Figure 8: Flowchart For MODE 1 PORT B INPUT State 
BEGIN 
INTERNAL_REG(0 .. 4) = PORT_C(0 .. 4) 
READ_ACK = 1 
Figure 9: Flowchart For MODE 0 LOWER PORT C INPUT State 
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BEGIN 
INTERNAL_REG(0 .. 2) =PORT _C(0 .. 2) 
READ_ACK = 1 
Figure 10: Flowchart For MODE 1 LOWER PORT C INPUT State 
BEGIN 
INTERNAL_REG(4 .. 7) = PORT_C(4 .. 7) 
READ_ACK= 1 
Figure 11: Flowchart For MODE 0 UPPER PORT C INPUT State 
INTERNAL_REG(4 .. 5) = PORT_C(4 .. 5) 
READ_ACK = 1 
Figure 12: Flowchart For MODE 1 UPPER PORT C-45 INPUT State 
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INTERNAL_REG(6 .. 7) •PORT _C(6 .. 7) 
READ_ACK • 1 
Figure 13: Flowchart For MODE 1 UPPER PORT C-67 INPUT State 
BEGIN 
INTERNAL_REGISTER = DATA_BUS 
YES 
WRITE_REQ_PORT_C = 1 
YES 
CONFIG_EN = 1 











C(S) • INTERNAL_REG(O) 
YES 
YES 
C(7) • INTERNAL,_REG(O) 
Figure 15: Flowchart For BIT SET State 
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INTEA = O 
INTEB = 0 
INTE1 = O 
INTE2 = 0 
Figure 16: Flowchart For BIT RESET State 
BEGIN 
YES 




.>----~ POAT A• MODE2 
END 




PORT B =MOOE! NPVT 
Figure 18: Flowchart For PORT B MODE SELECTOR State 
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BEGIN 
PORT A(0 .. 7) = INTERNAL_REG(0 .. 7) 
Figure 21: Flowchart For MODE 0 PORT A OUTPUT State 
BEGIN 
PORT B(0 .. 7) = INTERNAL_REG(0 .. 7) 
Figure 22: Flowchart For MODE 0 PORT B OUTPUT State 
39 
WAIT UNTIL WR_BAR = o 
YES 
PORT C(3) = 0 
~----~--~----~~~l 
WAIT UNTIL PORT C(6) = 0 
l. I PORT C(7) = 0 I 
l 
WAIT UNTIL PORT C(7) = 1 AND 
PORT C(6) = 1 AND 
WR_BAR = 1 
l I PORT C(7) = 0 I 
cb 
YES 
PORT C(7) = 0 
Figure 23: Flowchart For MODE 1 PORT A OUTPUT State 
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WAIT UNTIL WR_BAR = 0 
YES 
PORT C(O) = 0 
=r-aa--~~~~~~~.........-i 
PORT 8(0 .. 7) =DATA BUS (0 .. 7) 
WAIT UNTIL PORT C(2) = 0 
l. I PORTC(1)=0 I 
WAIT UNTIL PORT C(2) = 1 AND 
PORT C(1) = 1 AND 
WR_BAR = 1 
PORT C(O) = 0 
YES 
PORT C(1) = 0 
Figure 24: Flowchart For MODE 1 PORT B OUTPUT State 
BEGIN 
PORT C(0 . .4) = INTERNAL_REG(0 .. 4) 
Figure 25: Flowchart For MODE 0 LOWER PORT C OUTPUT State 
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BEGIN 
PORT C(0 .. 2) = INTERNAL_REG(0 .. 2) 
Figure 26: Flowchart For MODE 1 LOWER PORT C OUTPUT State 
BEGIN 
PORT C(4 .. 7) = INTERNAL_REG(4 .. 7) 
Figure 27: Flowchart For MODE 0 UPPER PORT C OUTPUT State 
PORT C(4 .. 5) = INTERNAL_REG(4 .. 5) 
Figure 28: Flowchart For MODE 1 UPPER PORT C-45 OUTPUT State 
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BEGIN 
PORT C(6 .. 7) = INTERNAL_REG(6 .. 7) 
Figure 29: Flowchart For MODE 1 UPPER PORT C-67 OUTPUT State· 
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10 Appendix II 
This appendix contains test vectors and test waveforms for those test scenario describes in 
Section .5. 
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addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[Fi © 0 ns], [FO © iOO ns], [Fi © 600 ns], 
[FO © 700 ns] , 
[Fi© i200 ns], [FO © i300 ns] ,[Fi© i800 ns], 
[FO © i900 ns], [Fi © 2400 ns] }; 
addev[RD_BAR] :signal {[Fi © 0 ns]}; 
addev[RESET]: signal {[FO © 0 ns], [Fi © i ns], [FO © 5 ns] }; 
addev [DO] : signal {[ZX © 0 ns] ,[FO © iO ns] , [ZX © 650 ns] , [FO © 680 ns] , 
[Fi © i850 ns]}; 
addev [Di]: signal {[ZX © 0 ns],[FO © iO ns], [ZX © 650 ns] ,[ FO © 680 ns]}; 
addev [D2] : signal {[ZX © 0 ns],[FO © iO ns],[ZX © 650 ns] ,[FO © 680 ns], 
[Fi © i250 ns]}; 
addev [D3] : signal {[ZX © 0 ns],[FO © iO ns] ,[ZX © 650 ns] ,[FO © 680 ns]}; 
addev [D4]: signal {[ZX © 0 ns],[FO © iO ns], [ZX © 650 ns] , [Fi © 680 ns], 
[Fi © i850 ns]}; 
addev [D5]: signal {[ZX © 0 ns],[FO © iO ns], [ZX © 650 ns] , [Fi © 680 ns] , 
[FO © i250 ns]}; 
addev [D6] : signal {[ZX © 0 ns] ,[FO © iO ns] ,[ZX © 650 ns], [Fi © 680 ns] , 
[FO © i850 ns]}; 
addev [D7] : signal {[ZX © 0 ns],[Fi © iO ns] ,[ZX © 650 ns] ,[Fi© 680 ns], 
[FO CO i850 ns]}; 
addev[AO_MODE]: signal {[Fi CO 0 ns], [FO © 670 ns], [FO © i280 ns], 
[Fi ~ 1890 ns]}; 
addev[Ai_MODE]: signal {[F1 © 0 ns], [Fi© 670 ns] ,[FO © i280 ns]}; 
Figure 30: Test Vector For Example 1 
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Figure 31: Simulation Result For Example 1 
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addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[Fi © 0 ns], [FO © iOO ns], [Fi © 600 ns]}; 
addev[RD_BAR] :signal {[Fi© 0 ns] ,[FO © i800 ns], 
[F1 © 2200 ns], [FO © 2700 ns] ,[F1 © 3000 ns], 
[FO © 3300 ns], [F1 © 3800 ns] }; 
addev[RESET]: signal {[FO © 0 ns], [F1 © 1 ns], [FO © 5 ns] }; 
addev[DO]: signal {[ZX © 0 ns] ,[F1 © 70 ns] ,[ZX © 700 ns]}; 
addev[D1]: signal {[ZX © 0 ns] ,[F1 © 70 ns] ,[ ZX © 700 ns]}; 
addev[D2]: signal {[ZX © 0 ns] ,[FO © 70 ns] ,[ZX © 700 ns]}; 
addev[D3]: signal {[ZX © 0 ns] ,[F1 © 70 ns] ,[ZX © 700 ns]}; 
addev[D4]: signal {[ZX © 0 ns] ,[F1 © 70 ns], [ZX © 700 ns]}; 
addev[DS]: signal {[ZX © 0 ns] ,[FO © 70 ns], [ZX © 700 ns]}; 
addev[D6]: signal {[ZX © 0 ns] ,[FO © 70 ns], [ZX © 700 ns]}; 
addev[D7]: signal {[ZX © 0 ns] ,[F1 © 70 ns] ,[ZX © 700 ns]}; 
addev[PAO]: signal {[F1 © 10 ns]}; 
addev[PA1]: signal {[Fi © 10 ns]}; 
addev[PA2]: signal {[FO © 10 ns]}; 
addev[PA3]: signal {[FO © 10 ns]}; 
addev[PA4]: signal {[F1 © 10 ns]}; 
addev[PAS]: signal {[FO © 10 ns]}; 
addev[PA6]: signal {[FO © 10 ns]}; 
addev[PA7]: signal {[Fi © iO ns]}; 
addev[PBO]: signal {[Fi © iO ns]}; 
addev[PBi]: signal {[Fi © 10 ns]}; 
addev[PB2]: signal {[FO © 10 ns]}; 
addev[PB3]: signal {[Fi © iO ns]}; 
addev[PB4]: signal {[Fi © iO ns]}; 
addev[PBS]: signal {[FO © iO ns]}; 
addev[PB6]: signal {[FO © iO ns]}; 
addev[PB7]: signal {[FO © iO ns]}; 
addev[PCO]: signal {[FO © iO ns]}; 
addev[PCi]: signal {[FO © iO ns]}; 
addev[PC2]: signal {[FO © iO ns]}; 
addev[PC3]: signal {[Fi © iO ns]}; 
addev[PC4]: signal {[Fi © iO ns]}; 
addev[PCS]: signal {[Fi © iO ns]}; 
addev[PC6]: signal {[Fi © iO ns]}; 
addev[PC7]: signal {[Fi © iO ns]}; 
addev[AO_MODE]: signal {[Fi© 0 ns], [FO © 8i0 ns], [Fi© 2300 ns], 
[FO © 3100 ns]}; 
addev[Ai_MODE]: signal {[Fi © 0 ns], [FO © 8i0 ns], [Fi © 3i00 ns]}; 
Figure 32: Test Vector For Example 2 
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Signal '/06' has been added to the Probe List. 
Signal '/07' has been added to ~he Probe List. 
:md) 
Begin Time 0 Time Unite = 1 ns 
Figure 33: Simulation Result For Example 2 
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addev[PAO] :signal {[Fi © 0 ns]}; 
addev[PAi] :signal {[Fi © 0 ns]}; 
addev[PA2] :signal {[Fi © 0 ns]}; 
addev[PA3] :signal {[Fi © 0 ns]}; 
addev[PA4] :signal {[FO © 0 ns]}; 
addev[PA5] :signal {[FO © 0 ns]}; 
addev[PA6] :signal {[FO © 0 ns]}; 
addev[PA7] :signal {[FO © 0 ns]}; 
addev[DO] :signal {[ZX © 0 ns],[FO © iOO ns] , [FO © iOOO ns], [Fi © 2i00 ns] , 
[FO © 3i00 ns] ,[ZX © 4500 ns]}; 
addev[Di] :signal {[ZX © 0 ns] ,[Fi © iOO ns] , [Fi © iOOO ns] ,[FO © 2i00 ns] , 
[FO © 3i00 ns] ,[ZX © 4500 ns]}; 
addev[D2] :signal {[ZX © 0 ns],[FO © iOO ns] , [Fi © iOOO ns], [Fi © 2i00 ns] , 
[FO © 3i00 ns] ,[ZX © 4500 ns]}; 
addev[D3] :signal {[ZX © 0 ns] ,[Fi © iOO ns] , [FO © iOOO ns],[Fi © 2i00 ns] , 
[Fi© 3i00 ns],[ZX © 4500 ns]}; 
addev[D4] :signal {[ZX © 0 ns] ,[FO © iOO ns] , [FO © iOOO ns] , [FO © 2i00 ns] , 
[Fi© 3i00 ns] ,[ZX © 4500 ns]}; 
addev[D5] :signal {[ZX © 0 ns] ,[FO © iOO ns] , [FO © iOOO ns] , [FO © 2i00 ns] , 
[Fi© 3i00 ns],[ZX © 4500 ns]}; 
addev[D6] :signal {[ZX © 0 ns] ,[FO © iOO ns] , [FO © iOOO ns] , [FO © 2i00 ns] , 
[FO © 3i00 ns],[ZX © 4500 ns]}; 
addev[D7] :signal {[ZX © 0 ns],[FO © 100 ns] , [FO © iOOO ns] , [FO © 2i00 ns] , 
[Fi© 3i00 ns] ,[ZX © 4500 ns]}; 
addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[F1 © 0 ns], [FO © 200 ns], [F1 © 700 ns], 
[FO © i200 ns], [F1 © 2000 ns],[FO © 2300 ns], 
[F1 © 3000 ns] ,[FO © 3300 ns] ,[F1 © 4000 ns]}; 
addev[RESET] :signal {[FO © 0 ns], [F1 © 7 ns], [FO © 9 ns]}; 
addev[AO_MODE] :signal {[F1 © 0 ns], [ FO © 4200 ns]}; 
addev[A1_MODE] :signal {[F1 © 0 ns], [ FO © 4200 ns]}; 
addev[PC4] :signal {[F1 © 0 ns],(FO © 5000 ns] ,[F1 © 6000 ns]}; 
addev[RD_BAR] :signal {[F1 © 0 ns] ,[FO © 7000 ns],[F1 © 7900 ns]}; 
Figure 34: Test Vector For Example 3 
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Signal '/06' has been added to :ne Prooe L1st. 
Signal '/07' has been added to the Probe List. 
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Figure 35: Simulation Result For Example 3 
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addev[PAO] :signal {[ZX © 0 ns]}; 
addev[PAi] :signal {[ZX © 0 ns]}; 
addev[PA2] :signal {[ZX © 0 ns]}; 
addev[PA3] :signal {[ZX © 0 ns]}; 
addev[PA4] :signal {[ZX © 0 ns]}; 
addev[PAS] :signal {[ZX © 0 ns]}; 
addev[PA6] :signal {[ZX © 0 ns]}; 
addev[PA7] :signal {[ZX © 0 ns]}; 
addev[DO] :signal {[ZX © 0 ns] ,[Fi© iOO ns] ,[Fi© iOOO ns],[F1 © 2i00 ns], 
[FO © 3i00 ns] ,[ZX © 4500 ns] ,[FO © 4700 ns]}; 
addev[D1] :signal {[ZX © 0 ns],[Fi © iOO ns] ,[Fi© iOOO ns] ,[FO © 2i00 ns], 
[FO © 3i00 ns] ,[ZX © 4500 ns],[FO © 4700 ns]}; 
addev[D2] :signal {[ZX © 0 ns] ,[Fi© iOO ns],[Fi © iOOO ns] ,[F1 © 2i00 ns], 
[FO © 3i00 ns] ,[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D3] :signal {[ZX © 0 ns] ,[F1 © iOO ns],[FO © 1000 ns] ,[Fi© 2i00 ns], 
[Fi© 3100 ns],[ZX © 4500 ns],[Fi © 4700 ns]}; 
addev[D4] :signal {[ZX © 0 ns],[FO © iOO ns] ,[FO © iOOO ns],[FO © 2i00 ns], 
[FO © 3100 ns] ,[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D5] :signal {[ZX © 0 ns] ,[FO © 100 ns],[FO © 1000 ns],[FO © 2100 ns], 
[F1 © 3100 ns],[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D6]:signal {[ZX © 0 ns],[FO © 100 ns],[FO © 1000 ns],[FO © 2i00 ns], 
[FO © 3100 ns],[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D7]:signal {[ZX © 0 ns],[FO © 100 ns],[FO © 1000 ns],[FO © 2100 ns], 
[F1 © 3100 ns] ,[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[F1 © 0 ns], [FO © 200 ns], [F1 © 700 ns], 
[FO © 1200 ns], [Fi© 2000 ns] ,[FO © 2300 ns], 
[F1 © 3000 ns],(FO © 3300 ns],[F1 © 4000 ns], 
[FO © 5000 ns] ,[Fi© 5800 ns]}; 
addev[RESET] :signal {[FO © 0 ns], [F1 © 7 ns], [FO © 9 ns]}; 
addev[AO_MDDE] :signal {[Fi© 0 ns], [ FO © 4200 ns]}; 
addev[Ai_MDDE] :signal {[F1 ~ 0 ns], [ FO © 4200 ns]}; 
addev[PC6] :signal {[Fi© 0 ns],[FO © 9200 ns],[Fi © 9800 ns]}; 
addev[RD_BAR] :signal {[F1 ~ 0 ns]}; 
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'/06' has been added to the Probe List. 
'/07' has been added to the o~oce List. 
Begin Time : 0 Time Units 1 ns 
Figure 37: Simulation Result For Example 4 
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addev[PBO] :signal {[Fi © 0 ns]}; 
addev[PBi] :signal {[Fi © 0 ns]}; 
addev[PB2] :signal {[Fi © 0 ns]}; 
addev[PB3] :signal {[Fi © 0 ns]}; 
addev[PB4] :signal {[FO © 0 ns]}; 
addev[PB5] :signal {[FO © 0 ns]}; 
addev[PB6] :signal {[FO © 0 ns]}; 
addev[PB7] :signal {[FO © 0 ns]}; 
100 ns] ,[FO © 
100 ns] , [F1 © 
100 ns] , [FO © 
100 ns] , [FO © 
100 ns] ,[FO © 
iOOO ns] , [Fl © 2i00 ns] , 
iOOO ns] , [FO © 2~00 ns] , 
1000 nsJ, [F 1 © 2100 ns] , 
1000 ns] , [FO © 2100 ns] , 
1000 ns] , [FO © 2100 ns] , 
addev[DO] :signal {[ZX © 0 ns] ,[FO © 
[FO © 3i00 ns] ,[ZX © 4500 ns]}; 
addev[Dl] :signal {[ZX © O ns] ,[FO © 
[Fl© 3100 ns],[ZX © 4500 ns]}; 
addev[D2] :signal {[ZX © 0 ns],[FO © 
[Fi© 3100 ns] ,[ZX © 4500 ns]}; 
addev[D3] :signal {[ZX © 0 ns] ,[FO © 
[Fi© 3100 ns],[ZX © 4500 ns]}; 
addev[D4] :signal {[ZX © 0 ns] ,[FO © 
[Fi© 3100 ns] ,[ZX © 4500 ns]}; 
addev[DS] :signal {[ZX © 0 ns] ,[FO © 
[F1 © 3100 ns] ,[ZX © 4500 ns]}; 
addev[D6] :signal {[ZX © 0 ns] ,[FO © 
[FO © 3100 ns],[ZX © 4500 ns]}; 
addev[D7] :signal {[ZX © 0 ns],[FO © 
[F1 © 3100 ns],[ZX © 4500 ns]}; 
100 ns] , [FO © 1000 ns],[FO © 2100 ns], 
100 ns] , [FO © 1000 ns] , [FO © 2100 ns] , 
100 ns] , [FO CO 1000 ns] ,[FO © 2100 ns] , 
addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[F1 © 0 ns], [FO © 200 ns], [Fi © 700 ns], 
[FO © 1200 ns], [F1 © 2000 ns] ,[FO © 2300 ns], 
[F1 © 3000 ns],[FO © 3300 ns] ,[F1 © 4000 ns]}; 
addev[RESET] :signal {[FO © 0 ns], [F1 © 7 ns], [FO © 9 ns]}; 
addev[AO_MODE] :signal {[F1 © 0 ns], [ Fl © 4200 ns]}; 
addev[A1_MODE] :signal {[F1 © 0 ns], [ FO © 4200 ns]}; 
addev[PC2] :signal {[F1 © 0 ns] ,[FO © 5000 ns],[F1 © 6000 ns]}; 
addev[RD_BAR] :signal {[F1 © 0 ns] ,[FO © 7000 ns] ,[F1 © 7900 ns]}; 
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Figure 39: Simulation Result For Example 5 
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addev[PAO] :signal {[ZX © 0 ns]}; 
addev[PA1] :signal {[ZX @ 0 ns]}; 
addev[PA2] :signal {[ZX @ 0 ns]}; 
addev[PA3] :signal {[ZX @ 0 ns]}; 
addev[PA4] :signal {[ZX @ 0 ns]}; 
addev[PA5] :signal {[ZX © 0 ns]}; 
addev[PA6] :signal {[ZX @ 0 ns]}; 
addev[PA7] :signal {[ZX © 0 ns]}; 
addev[DO] :signal {[ZX © 0 ns] ,[F1 © 100 ns] ,[F1 © 1000 ns] ,[F1 © 2100 ns], 
[FO © 3100 ns] ,[ZX © 4500 ns],[FO © 4700 ns]}; 
addev[D1] :signal {[ZX © 0 ns] ,[F1 © 100 ns],[FO © 1000 ns] ,[FO © 2100 ns], 
[FO © 3100 ns] ,[ZX © 4500 ns],[FO © 4700 ns]}; 
addev[D2] :signal {[ZX © 0 ns] ,[FO © 100 ns] ,[FO © 1000 ns] ,[F1 © 2100 ns], 
[F1 © 3100 ns] ,[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D3] :signal {[ZX © 0 ns] ,[FO © 100 ns] ,[FO © 1000 ns] ,[FO © 2100 ns], 
[F1 © 3i00 ns],[ZX © 4500 ns],[Fi © 4700 ns]}; 
addev[D4] :signal {[ZX © 0 ns] ,[FO © iOO ns] ,[FO © iOOO ns] ,[FO © 2i00 ns], 
[FO © 3100 ns] ,[ZX © 4500 ns] ,[Fi© 4700 ns]}; 
addev[D5] :signal {[ZX © 0 ns] ,[FO © iOO ns],[FO © iOOO ns] ,[FO © 2100 ns], 
[Fi© 3i00 ns] ,[ZX © 4500 ns] ,[Fi© 4700 ns]}; 
addev[D6] :signal {[ZX © 0 ns],[FO © iOO ns],[FO © 1000 ns] ,[FO © 2100 ns], 
[FO © 3100 ns] ,[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[D7] :signal {[ZX © 0 ns] ,[FO © 100 ns] ,[FO © 1000 ns] ,[FO © 2100 ns], 
[F1 © 3100 ns],[ZX © 4500 ns],[F1 © 4700 ns]}; 
addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[F1 © 0 ns], [FO © 200 ns], [F1 © 700 ns], 
[FO © 1200 ns], [F1 © 2000 ns] ,[FO © 2300 ns], 
[F1 © 3000 ns] ,[FO © 3300 ns],[F1 © 4000 ns], 
[FO © 5000 ns],[F1 © 5800 ns]}; 
addev[RESET] :signal {[FO © 0 ns], [F1 © 7 ns], [FO © 9 ns]}; 
addev[AO_MODE] :signal {[Fi © 0 ns], [ Fi © 4200 ns]}; 
addev[A1_MODE] :signal {[F1 © 0 ns], [ FO © 4200 ns]}; 
addev[PC2] :signal {[F1 © 0 ns],[FO © 9200 ns],[F1 © 9800 ns]}; 
addev[RD_BAR] :signal {[Fi © 0 ns]}; 
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Signal '/07' has been aooed to the Probe List. 
Figure 41: Simulation Result For Example 6 
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addev[PAO] :signal {[ZX © O ns] ,[f1 © 15000 ns]}; 
addev[PA1] :signal {[ZX <D 0 ns] ,[Fi <D i5000 ns]}; 
addev[PA2] :signal {[ZX © 0 ns] ,[F1 © 15000 ns]}; 
addev[PA3] :signal {[ZX <D 0 ns] ,[Fi© i5000 ns]}; 
addev[PA4]:signal {[ZX © 0 ns] , [F1 © 15000 ns]}; 
addev[PA5] :signal {[ZX © 0 ns] ,[Fi © i5000 ns]}; 
addev[PA6] :signal {[ZX © 0 ns] ,[Fi © 15000 ns]}; 
addev[PA7] :signal { [ZX © 0 ns] , [Fi © i5000 ns]}; 
addev[DO] :signal {[ZX © 0 ns] ,[FO © iOO ns] ,[Fi© iOOO ns] ,[Fi© 2i00 ns], 
[Fi© 3i00 ns] ,[Fi© 4600 ns] ,[Fi© 5800 ns] ,[Fi© 7500 ns], 
[ZX © i5000 ns]}; 
addev[D1] :signal {[ZX © 0 ns],[Fi © iOO ns] ,[Fi© 1000 ns] ,[Fi© 2i00 ns], 
[FO © 3i00 ns],[FO © 4600 ns] ,[Fi© 5800 ns] ,[FO © 7500 ns], 
[ZX © i5000 ns]}; 
addev[D2] :signal {[ZX © 0 ns] ,[FO © iOO ns] ,[Fi© iOOO ns] ,[F1 © 2100 ns], 
[FO © 3100 ns],[F1 © 4600 ns] ,[F1 © 5800 ns] ,[FO © 7500 ns], 
[ZX © 15000 ns]}; 
addev[D3] :signal {[ZX © 0 ns],[F1 © 100 ns] ,[FO © iOOO ns] ,[F1 © 2100 ns], 
[F1 © 3i00 ns],[F1 © 4600 ns] ,[F1 © 5800 ns],[FO © 7500 ns], 
[ZX © 15000 ns]}; 
addev[D4] :signal {[ZX © 0 ns],[FO © 100 ns] ,[FO © 1000 ns] ,[FO © 2100 ns], 
[FO © 3i00 ns] ,[FO © 4600 ns] ,[Fi© 5800 ns] ,[FO © 7500 ns], 
[ZX © 15000 ns]}; 
addev[D5] :signal {[ZX © 0 ns],[FO © iOO ns] ,[FO © iOOO ns] ,[FO © 2i00 ns], 
[FO © 3i00 ns] ,[FO © 4600 ns] ,[F1 © 5800 ns] ,[Fi© 7500 ns], 
[ZX © i5000 ns]}; 
addev[D6] :signal {[ZX © 0 ns],[FO © iOO ns] ,[FO © iOOO ns],[FO © 2i00 ns], 
[FO © 3i00 ns],[FO © 4600 ns] ,[Fi© 5800 ns],[Fi © 7500 ns], 
[ZX © i5000 ns]}; 
addev[D7] :signal {[ZX © 0 ns],[FO © iOO ns] ,[FO © iOOO ns],[FO © 2i00 ns], 
[FO © 3i00 ns],[FO © 4600 ns] ,[Fi© 5800 ns],[Fi © 7500 ns], 
[ZX © i5000 ns]}; 
addev[CS_BAR] :signal {[FO © 0 ns]}; 
addev[WR_BAR] :signal {[Fi© 0 ns], [FO © 200 ns], [Fi© 700 ns], 
· [FO © 1200 ns], [F1 © 2000 ns] ,[FO © 2300 ns], 
[Fi·© 3000 ns] ,[FO © 3300 ns] ,[F1 © 4000 ns], 
[FO © 4800 ns] ,[Fi© 5500 ns], 
[FO © 6000 ns] ,[Fi© 7000 ns], 
[FO © 8000 ns] ,[F1 © 8800 ns]}; 
addev [RESET] : signal { [FO © 0 ns] , [Fi © 7 ns] , [FO © 9 ns]} ; 
addev[AO_MODE] :signal {[Fi© 0 ns], [ FO © 7500 ns]}; 
addev[Ai_MODE] :signal {[Fi© 0 ns], [ FO © 7500 ns]}; 
addev[PC4] :signal {[F1 © 0 ns] ,[FO © i7000 ns],[Fi © 18000 ns]}; 
addev[PC6] :signal {[Fi© O ns] ,[FO © i2000 ns] ,[Fi© 13000 ns]}; 
addev[RD_BAR] :signal {[Fi© 0 ns],[FO © 20000 ns],[Fi © 21000 ns]}; 




























ill RE 'ET 
-- - -- - - ---- ----- -- - - - - - - - - - - - -
~'. e Se~ ..ic 
,-----------x·~---------:-T·------~---------~ 
--------------~--------- -------- .. --------~· ~--------------------~--~~-----------------~:::::::::::~:::::::::::~:::::::::::::::::~ 
·-: -_: --~- -_ -_ -_ -_ -_ -_ ><_ -_: -_: -_: -_::-_Ti.:-_::-_-_: --: : : -_ -_ -_ -_: -~~ 
------------------------,-------------------
' )( I I 
--------------------.--- ----- ----- ---.. ----- ---~ --------.. -------- ~· ~--i___J,._ _____________ ___, :- - --~ - - - -- -x-~ -- ---- ---~- ---- -- ~ --- ------~ 





---------------~-------- -----------------~ ------------------------------~ u ' t--------------· 
L 
-_-_-_-_u_-_-_-_- ~ I : T 
-_ -_-_ -_ -_ -_ -_ -_ -_-_ -_ -_ -_ -_ -_ -_ -_ -_-_ -_ -_ -_ -_ -_ -_ -_ -_ ---_ -_ -_ ---_ -_ -_ -_-_---_-----_ ---_ -_ -_ -_ ---_ -_-_ -_-_ -_---_-_-_-_-_ -_-_-_-_-_-_ -_-_-_-_ -_-----~ -~-_-_ -_-_ ----------~ -_-_-_ -----------~ -_-_ -_ -_-_ -_ -_ -_ -_-_ -_ -_---_-_-_----~-
... -_~_-_-_-_-_ -_-_ --_-_ -_-_ -_ -_ -_ -_ -_-_ -_ -_ -_-_-_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_-_ -_ -_ -_ -_ -_ ---_ -_ ~ -_ -_ -_ -_ -_ -_ -_ -_ -_-_-_ -_ -_ -_ -_-_-_ -_ -_-_ -_ -_ -_ -_-_-_ -~-~-----_-_ -_ --------~--_ -_ -_ -_ -_ -_-_-_-_-_ -_ -_ -_ -_ -_ -_ -_ -_-_-_ -_-_-_-_-_-_ -_ ~ 
t-~-~-~-~-~-~-~-~-~~~-~-~-~-~-~-~-~-~-~-~-~-~-~-~ -~-~ -~ -~ -~ -~-~-~-~ -~-~-~-~ -~-~ -~ -~-~ -~-~-~-~ -~-~ -~ -~ -~-~-~ -~-~ -~-~-~ -~-~-~ -~-~ -~ -~-~-~-~-~-~-~-~-~-~~ ~~~-~-~-~-~-~-~-~-~-~-~ -~-~-~-~-~-~-~-~~~ -~-~ -~-~-~-~ -~ -~ -~ -~ -~ -~ -~ -~ -~ -~ -~ -~-
----------- -------- - -------------- ------ - --------------------------------~~--------------------------------------
.. -_ -_ -_-_ -_ -_-_-_ -:_ -_ -_ -_ -_ -_-_ -_-_ -_-_-_ -_ -_ -_-_-_ -_ -~---_ -_ ---_-_ -_-_-.... -_-_ -_ -_-_ -_ -_ -_ -_ -~---_ ---_-_ -_-_ -_ -:_-_-_-_---_-_---_ ~---_-_---_-----~-:--_-_ -_-_-_ -_-_-_:_-_-_-_ -_ -_-_-_-_:-_-_-_-_-_-_-_-_-__ -_-_ -_ -_ -_ ---_-_-_-,. 
---------~------------------------------------~----·•••·~--------~---------------·-•T•·------~---------~-----------------~------------------- ---------------------------~---------~-------~~---------~--------~--------~----------~ ~-~-~-~-~-~-~-~-~4~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~ ·~-~ -~-~-~-~-~ -~-~ -~ -~-~-~ -~ -~-~-~-~-~-~ -~ -~-~-~-~ -~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~~~~~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~~~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~-~~ 
-------------------------------------------------------------------------~---------------------------------------
-_-_ -_-_ -_-_ -_ -_ -_-_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_-_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ -_ ---_-_ -_---_ -_ ---_ -_ -_ ~ -_ -_ -----_ -_ -_ -_ -_-_ -_-_ -_ -_ -_-_ -_ -_ -_-_-_ -_-_-_ -_-_ -~ -~-----------_ ------~------_-_-_ -------~---_-_ -_ -_ -_-_-_-_-_ -_ -_ -_ -_ ---_ -_-_ ~_· 
t-------------------------------------~----------------------------~-------~~---------~---------------------------­---------~--------·------------------~--------~------------------~---------~--------~--------~---------M--------~ ------------------·-------------------------------------------------------~~--------------------------------------
... ~::: ~ -_:: ~ ~ -_ -_: -_:: -_ -_ -_ -_ -_><-_: -~ -_ -_:: -_: -_ -_ -_ ~ -_ -_ -.;-_ -_ -_:: : 
-------------------------------------------,--------.,-----....,..-----.,-----...... -----..-------,,..------
- - - - - - - - - - - - - - - - - - - - _><_ - - - - - - - - - - - - - - - - - - - - ' 
----------------------------------------------------------------------------------------x ' ~: _-_-: _- _-_-: -~: _- _- _- _- _- _- _- _- _- _- _- _- _- _-_-::: _-::: _-:: _- _-_-: _- _-: ~ 
t---------------------!------·--------~------· ~~~~~~------~---I 
t-~ ~ ~ ~ ~ ~- ~-~ ~- ~- ~ ~ ~- ~-~ ~-~ ~-~-~ !~ ~ ~- ~ ~- ~ ~ ~ ~- ~- ~ ~ ~- ~- ~ ~-.~- ~ ~-~ ~- ~ J,--....-----...----------------.-
- - - - - - - - .. - - - - - - - - - - - _x_ - - - - - ... - - - - - - - - -·- - - - - .._' _..__ ___ ......_ __ ...._---'J 
... :::::~:::::::~::::~:2<::::::::::::::::~::::i J,.-~--~-~~~-~~~~----~~~~-~-
--------~- - ------------ - --- ~ ---------·- -- --------------------------------------------x 
- - - - - - - - .. - - - - - - - - - - - - - - - - - - ? - .... - - - - - - -. - - - - - ' 





'i Begin Time 0 Time Units 1 ns 
i-:::-'..:::c==================...,,:i:m========================,,,,,,,=========================================-11m11111=a:i:mm11a:a::m:i .. a:a:m==m11m11m:m:1111111=ma1111m11m:a:a:a:a: ......... =m:m 
1j: ~ 1 
1-
.al '/06' has been acdea to ~"e c~:ce :.. · ;• 
1al '/07' has been aadea to ~"e Prcce L•;t 
~~!llll.!!l\lllll!l!lll!ll!l!lllll!l,l!lllllllllll"'"'l,ll!l ... Ml!l!lllllll!llllillllllll .... llllllllllll!llllllilli .. 1111111!1!1111111111111!1 ............... 111111111-.. ... 111111111 .. i!iilllll!IJlllllJlllllllllllllllllllllllllllllllllllll~llJl!l!l!lll!ll!lll.IJlllllll!lllliP ...................................... .. a~0~amw1m0sw+v~s: ~~ ~~ ~;wM: ~z~0s•m11~u1iwmtk~i~~--~~--------------· 
Figure 43: Simulation Result For Example 7 
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11 Appendix III 
This appendix contains listing of the actual VHDL behavioral model code for the Intel 8255A. 
This code is implemented such that it is correctly simulated under the the Vantage Analysis 
Systems, version 1.08 [Vant89). 
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This file contains VHDL behavioral description of the 
Intel 8255A. The code has been successfully compiled 
and simulated using Vantage Analysis Systems (ver 1.108). 
6/12/90 
1) All timing information in this file is obtained from 
the TTL data book (issue date November 1987). 
2) To compile this file, first compile the file "canmon. vhdl" 
which =ntains user-defined data structures which are used 
in this file. 
Viraphol Chaiyakul 
use pre-defined Vantage's standard logic type 
1:;c work. std_l ogic. all; 
/\l:;u use user-defined data structure in the "conmon" package. This 
pdck<tye is defined in the file "common.vhld" 
se work.common.all; 
- Entity declaration of the Intel 8255a 
ntity i8255a_e is 
- The following timing information is obtained from the TTL data book 
generic ( 
-- WR enable to output delay 
tWB : time := 350 ns; 
-- Data valid from read delay 
tRD : time := 250 ns; 
-- Data float after read delay 
tDF : time := 10 ns; 
-- WR = 0 to INTR = 0 delay 
tWIT : time := 850 ns; 
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·· - Im = 0 lo I NTR = 0 de 1 a y 
LRIT : time := 400 ns; 
RU = l to IBF= 0 delay 
tRlB : time := 300 ns; 
-- S'I'B = 1 to lNTR = 1 delay 
• tSlT : time := 300 ns; 
STB = 0 to IBF = 1 delay 
tSIB : time :~ 300 ns; 
ACK = 0 to OBF = l delay 
tAOH : time := 350 ns; 
ACK = 1 to fN'l'R ~ 1 delay 
tAI'l1 : time :~ 350 ns; 
-- WR = 1 to OBF ~ 0 delay 
tWOB : time := 650 ns; 
Address stable before READ 
tAR : time := 0 ns; 
-- Address stable after READ 
tRA : time := 0 ns; 
-- READ pulse widU1 
tRR : time := 300 ns; 
-- Time between RE:ADs and/or WRlTl·:s 
tRV : time := 850 ns; 
Address stable before WRITE 
tAW : time := 0 ns; 
-- Address stable after WRI'1~ 
tWA : time := 20 ns; 
-- WRITE pulse width 
tww : time ;= 400 ns; 
-- Data valid to WRITE 
tDW : time := 100 ns; 
-- Data valid after WRITE 
tWD : time := 30 ns; 
-- Peripheral data before RD 
tIR : time := 0 ns; 
-·- Peripheral data after RD 
tHR : time := 0 ns; 
-- ACK pulse width 
tAK : tinie := 300 ns; 
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-- STB pulse width 
tST : time := 500 nsi 
- - Peripheral data before T. E. of STB 
tPS : time := 0 nsi 
-- Peripheral data after '11 • E. of S'I'B 
tPH : time := 180 nsi 
-- ACK = 0 to output 
tAD : time := 300 nsi 
-- ACK = 1 to output float 
tKD : time := 20 ns)i 
- Ports declaration. Note that the Vantage's pre-defined logic is used 
- as the basic-data type. This pre-defined data type is defined in the 
- Vantage's STD_LOGIC package together with its bus resolution functions 
- {refer to the "STD_LOGIC VHDL Package" IT\anual, dated April 3,1990, by 
- Vantage Analysis System, Inc.) 
port 
control signals 
signal CS_BAR, WR_BAR, AO __ MODE, Al __ MODE, RESET , RD_BAR: in t_wlogici 
Output Port A interface 
signal PA0,PA1,PA2,PA3,PA4,PA5,PA6,PA7 inout t_wlogic busi 
Output Port B interface 
signal PBO,PB1,PB2,PB3,PB4,PB5,PB6,PB7 inout t_wlogic bus; 
-- Output Port C interface 
signal PC0,PC1,PC2,PC3,PC4,PC5,PC6,PC7 inout t_wlogic bus; 
-- Input Data bus interface 
signal D0,Dl,D2,D3,D4,D5,D6,D7 
nd i8255a_e; 
- Architecture declaration 
!architecture i8255a_a of i8255a_e is 
- Internal signals declaration 
inout t_wlogic bus); 
-- pres_mode_a tells the current mode for the port A operations 
signal pres_modea : mode_port_ai 
-- pres_mode_b tells the current mode for the port B operations 
signal pres_modeb : mode_port_bi 
pres_mode_upc tells the current mode for the upper 4 bi ts of p'.)rt C 
operations. 
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signal pres_mode_upc mode_port_up __ c; 
-- pres mode lowc tells the current. mode for Lhe lower 4 bits of port c 
-- operations. 
signal pres_mode_lowc : mode _ _port __ low_c; 
enable signals for write operations for all 3 ports (enable high) 
signal out_en_a,out __ en_b,out __ en_c : t_ wlogic; 
-- read request signal for read operations for all 3 ports (enable hiqh) 
signal req_read __ a,req_read __ b,req__read_c : t_wlogic; 
internal register for transfer between input and output operations. 
These signal should have been implemented as bus. The reason it is 
declared as register because we want to retain the value on these s i q11<1 I~; 
even though their drivers have been shut off. 
signal inbO, inbl, inb2, inb3, inb4, inbS, inb6, inb7: t_wlogic register-; 
-- enable controlinq the changing of current mode status {enable high) 
signal cntl_en: t_wlogic; 
-- read acknowledgement {active high) 
signal ack_read : t_wlogic bus; 
-- control for bit set and resel operation (active high) 
signal bit set, bit_reset: t_wlogic; 
-- internal registers holding current value on the bus interface for each 
-- port 
signal C0,Cl,C2,C3,C4,C5,C6,C7 t_wlogic register 
signal A0,Al,A2,A3,A4,A5,A6,A7 t_wlogic register 
signal BO,Bl,B2,B3,B4,B5,B6,B7 t_wlogic register 
-- interrupt signal for hand-shaking modes {check TTL data book) 
signal INTEA : t_wlogic register; 
signal INTEB t_wlogic register; 
signal INTEl t_wlogic register; 
signal INTE2 t_wlogic register; 
egin 
++++++++++++++++++++++t++++tt++tttt+++++t+ttt+++++++++++++t++++t+itltlttt 
READ CONTROL PROCESS 
This process controls the read operations. When it senses the activation 
of the read process {RD_BAR active low), it will send read request signal 
to the port specified by the AO_MODE and Al_MODE control lines. Upon the 
completion of the read operation fran the specified port, it transfers 
the data from internal transfer register to the CPU data bus. 
The process also can be activated by the chip RESET signal, upon which, 




wait on RD_BAR,RESET; 
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process will perfonn operation only .if U1e chip select line is active 
if (CS_BAR = '0') then 
-- if reset then float the data bus and resel all read request lines. 
if (RESET = 'l') then 
DO <= ZX; 
Dl <= ZX; 
D2 <= ZX; 
D3 <= ZX; 
D4 <= ZX; 
DS <= ZX; 
D6 <= ZX; 
D7 <= ZX; 
req_read_a <= FO 
req_read_b <= FO 
req_read_c <= FO 
-- if not reseting, then if the READ operation is active then sends 
-- required signals to the specified port. 
elsif (RD_BAR'EVENT) and (RD_BAR = '0') then 
-- Port A read request 
if (Al_MODE = '0') and (AO __ MODE = '0') then 
req_read_a <= Fl, FO after tRD; 
--- Port B read request 
elsif (Al_MODE = '0') and (AO_MODE 
req_read_b <= l"l, FO after tRD; 
- Port C read request 
elsif (Al_MODE = 'l') and (AO_MODE 




-- wait until the ports control finished the read operations, then 
-- placed signals from the internal transfer register to the CPU 
-- data bus interface. 
wait until (ack_read = 'l') or (RESET= 'l'); 
if (RESET= '0') then 
DO <= inbO , ZX after tRD; 
Dl <= inbl, ZX after tRD; 
D2 <= inb2 , ZX after tRD; 
D3 <= inb3 , ZX after tRD; 
D4 <= inb4 , ZX after tRD; 
D5 <= inb5 , ZX after tRD 
D6 <= inb6 , ZX after tRD 





++++++++++++++++++++++++++++++H H++++++++++++tHH I H++++l+Hl Ht HH+J ~ 
WRITE CONTROL PROCESS 
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rl'his process controls the write opera! ions. When il senses the activotion 
of the write process (WR_BAH active luw), it will place the signals val11e 
-- from the CPIJ data blls interface onto the inten1al transfer register. 
'!'hen it sends signal to the pod specifit:.>d by the AO __ MODE and Al_MO!>l·: 
control 1 ines lo perfonn t-he out pttt operations. In the case of bit ~;et 
or reset operation, it will activate the control line for that oper<1l i<,n. 
The node configuration also can be altered by the write process by inv<•kin( 
a ditterent combination of contrul lines. Jn this case, the proce.<.;:; 
simply enable the mcx1e control line so the mode selector process cctn 
alter the current cont iguration of the chip. 
process 
begin 
wait on WR_BAH, RESET; 
Process will only function if the chip select is enabled 
if (CS_BAR = '0') then 
If it is a reset operation then disable all internal transfer reqi:;lt'r 
drivers and all control 1 ines 
if (RESET= 'l') then 
inbO <= nu 11; 
inbl <= null; 
inb2 <= null; 
inb3 <= null; 
inb4 <= null; 
inbS <=null; 
inb6 <= null; 
inb7 <=null; 
out en a <= FO; 
out - en - b < = FO; 
out-en-c <= FO; 
bit-set <= FO; 
bit=reset <= Fl, FO after 2 ns; 
-- If it is a write operation then t ran.sf er t11e value on the data bu:; 
-- onto internal register and invoke necessary control lines. 
elsif (WR_BAR'EVENT) and (WR_BAH = 'l') then 
-- transfer data from the CPU data bus interface to the internal 
-- register 
inbO <= DO, null after tWD; 
inbl <= Dl, null after tWD; 
inb2 <= 02 I null after tWD; 
inb3 <= 03, null after tWD; 
inb4 (= 04 I null after tWD; 
inbS <= DS, null after tWD; 
inb6 <= 06, null after tWI>; 
inb7 <= D7, null after tWD; 
If bit set/reset operation then enable the bit_set line 
if (Al __ MODE = 'l') and (AOMODE = 'l') and (D7 = '0') then 
bit __ set <= Fl, FO after tDF; 
-- enable control 1 ines for specified output port 
els if (Al_MODE = 'O') and (AO MODE ~ '0') Uien 
out __ en __ a <= Fl, FO after UJF; 
-"------~--~--,---~-
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elsif (Al_MODE = '0') and (AO_MOUE = 'l') then 
out en b <=Fl, FO after tDF; 
elsif-(Al_MODE = 'l') and (AO __ MODE = '0') tJ1en 
out_en_c <= Fl, FO after tDF; 
-- If it is tJ1e chip ' s con f igura lion a 1 tera U un process then enable 
-- the mode selector control line 
elsif (Al_MODE = 'l') and (AO_MODE = 'l') then 





+++++++++++++++++++++++++++++++++++ ++++++++++++++++++++ ++++ t +++++++I +·H t -t 
BI'rRESET PROCESS 
'fhis process control the bit reset operation. When active, it wjll reset 
all the interrupt control registers 




it ad ive then re~::<'l a I l inl<:rr·uut control registers. Note that tl1e 
delay before turning of 1 the driver is set lo be a conslanl ( S ns.) 
becuetse there is no such delay specific><:] in the 'l'PL data book. 
ii q11ilrd then 
INl'l·:A <= FO, null after 5 ns; 
I N'l'l·:B <~ F'O, null after S ns; 
INTEl <= FO, null after 5 ns; 
INTE2 <= FO, null after S ns; 
else 
INTEA <= null; 
INTEB <= null; 
INTEl <= null; 
INTE2 <= null; 
end if; 
wait on guard; 
end process; 
end block BITRESET; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
BITSET PROCESS 
This process control the bit set operation. When active, it will set 
all interrupt control registers and all the output of port C. 




if guard then 
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If it is a reset uperation then disable all drivers. 
i f ( RESE'l' - ' 1 ' ) Uien 
IN'l'r~A <= nul 1; 
IN'I'EB <= null i 
IN'I'El <=null; 
IN'l'E:2 <= null; 
CO <= null; 
Cl<= null; 
C2 <= null; 
C3 <= null; 
C4 <= null; 
CS <~ null; 
C6 <= null; 
C7 <=null; 
Else it is a bit set operation. B.it .is set according to the 
control signal.s whid1 has be('ll pla<'E.xi on the internal transfer 
register in the WHL'l'E process. Set bits specified by the contrul 
register. Note that there is a d~>Jay before disable the driver 
which :is set to be a constdnt (2 ns) becuase no such delay pardtll<'lt'r:; 
dre given in the TTL data book. 
else 
if (inb3 '0') dnd (inb2 '0') cl!ld (inbl c '0') then 
CO <= inbO,nul l after 2 w;; 
eb;if (inb1 ~ 'O') and (inb2 'O') and (inbl ~- 'l') then 
Cl<= inbO,rlllll <1fler· 2 r1:;; 
els if ( i nb 3 - '0' ) and ( i nb/. ' I ' ) 
C2 <~ inbO,rllll l atter 2 n:;; 
IN'l'EB <~ inbO, nu1 l atter 'i n:;; 
el.sit (inb3 = '0') and (inb2 '1') 
CJ <= lnbO,nul l after 2 n:;; 
elsif (inbJ = 'l') and (inb2 cc '0') 
C4 <~ inbO,rn1ll n.fter 2 ns; 
IN'I'E2 <= inbO, null after 5 ns; 
elsif (inb3 = 'l') and (inb2 = '0') 
CS <= inbO,null after 2 ns; 
elsif (inb3 = ']')and (inb2 ~ 'l') 
C6 <= inbO,null after 2 ns; 
INTEA <= inbO, null after 2 ns; 
INTEl <= inbO, null after 2 ns; 
elsif (inb3 = 'l') and (inb2 = 'l') 




wait on guard; 
end process; 







( inbl - I 01) then 
( inbl = I l ' ) then 
(inbl = I 0') Lhen 
(jnbl = 'l') then 
(lnbl = '0') then 
(inbl = 'l') then 
++++++++++++++t++++++t++++++++t+++++++t+++++++++++++++++++++++++++++~+lll 
PORT A MODE-SELECTOR PROCESS 
This is the mode selector process for port A. It is activated when the 
WRITE operation specified the alteration of mode configuration. 
It will set the mode control for each port depending on the given 
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---- configuration which has been written onto the internal transfer register 
-- in the WRITE process. 
process ( cntl_en, RESE'I') 
begin 
Only functions if the chjp select is enabled 
if (CS_BAR = '0') then 
-- if reset then put the chip to rnodeO inpul 
if (RESET= 'l') then 
pres_rnodea <= rnodeOa_input; 
-- otherwise, set the mode according to the given configuration 
elsif (cntl en'EVENT) and (cntl en= 'l') then 
if (inb6 ~ '0') and (inbS = '0') then 
if (inb4 = 'l') then 
pres_rnodea <= modeOa_input; 
elsif (inb4 = '0') then 
pres_rnQdea <= modeOa_output; 
end if; 
elsif (inb6 = '0') and (inbS = 'l') then 
if ( inb4 = ' 1 ' ) then 
pres_rnodea <= modela_input; 
elsif (inb4 = '0') then 
pres __ modea <= modeJa_output; 
end if; 
elsif (inb6 = '1') then 






-- PORT B MODE-SELECTOR PROCESS 
This is the mode selector process for port B. It is activated when the 
WRITE operation specified the alteration of mode configuration. 
It will set the mode control for each port depending on the given . 
configuration which has been written onto the internal transfer register 
in the WRITE process. 
process (cntl_en, RESET) 
begin 
Only functions if the chip select is enabled 
if (CS_BAR = '0') then 
-- if reset then put the chip to modeO input 
if (RESET = 'l') then 
pres_modeb <= modeOb_input; 
-- otherwise, set the mode according to the given configuration 
elsif (cntl_en'EVENT) and (cntl_en = 'l') then 
if ( inb2 = '0' ) then 
if (inbl = 'l') then 
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pres __ modeb <= modeOb __ input; 
elsif (inbl ~ '0') U1en 
pres_modeb <-~ modeOb _output; 
end if; 
elsif (inb2 = 'l') then 
if (inbl - '1') then 
pres_modeb <= modelb_inpul; 
elsif ( inbl ~- '0') U1en 






t t + t H t t I H t I I t I I I t t H t I I t t I I t H I t t t I I t -I H -I t +t + H+++++ t ++ + + + H t+ I I I I I I I I I 
UPPER POR'l' C MODE- SELEC'IDR PROCESS 
Tl1.is i.'.:5 the mode selector proces::; for- upper port C. It is activated wlt,~n 
the WRITE operation specified the alteralion of mode configuration_ 
It wil 1 set the mode control for each pori depending on the given 
configuration which hat; been writ ten onto l he internal transfer n~ i :;l l'r 
in the WRI'l'E proce~;s. 
process (cntl en, RESE'I') 
begin -
functions only it the chip select is enabled 
if (CS_BAH ~ '0') then 
--- if reset then put the upper 4 bits of port c into mode 0 inpul 
if (RESET= 'l') tl~n 
pres_mode_upc <= modeOupc_input; 
-- otherwise, set the upper 4 bits port c control to the mode specit inJ 
-- by the configuration. 
elsif (c:ntl en'EVENT') and (cnU en~ 'l') then 
if ( inb6 ·~ '0') and ( inb5 = • b •) then 
if (inb3 = 'l') then 
pres_mode_upc <= nodeOupc __ input; 
elsif (inb3 = '0') then 
pres_mode_upc <= rn:xieOupc_output; 
end if; 
elsif (inb6 = '0') and (inb5 ~ 'l') then 
if (inb4 = '1') then 
if (inb3 = 'l') then 
pres_m::>de_upc <= mode1upc67 _ _input; 
elsif (inb3 = '0') then 
pres_m::>de_upc <= mode]upc67_output; 
end if; 
elsif (inb4 = '0') U1en 
it (inb3 = 'l') then 
pres_nnde_upc <= modelupc45_input; 
elsif (inb3 - 'O') then 
pres_m::>de_upc <= modelupc45_output; 
end if; 
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end if; 
else 





+++++++++++++++++++++++++++++++++++++++++++++++ +++-l ++++I+ l ++++++ ++++H t++ 
LOWER PORT C MODE-SELECTOR PROCESS 
This is the mode selector process for lower port c. It is activated when 
the WRITE operation specified the alteration of mode configuration. 
It will set the mode control for each port depending on the given 
configuration which has been written onto the internal transfer register 
in the WRITE process. 
process (cntl_en, RESET) 
begin 
functions only if the chip select is enabled 
if (CS_BAR = '0') then 
-- if reset then put the lower 4 bits of port C into modeO input mode 
if (RESET= 'l') then 
pres_mode_lowc <~ modeOJowc_)nput; 
otherwise, change the control of the lower 4 bits of port C according 
to the specified configuration. 
(•]:;if (cntl_en'EVENT) and (cntl __ en = 'l') then 
if ( i nb2 = '0' ) and ( i nb6 = '0' ) and ( inb') = '0' ) then 
if (inbO = 'l') then 
pres_mode_lowc <= rnodeOlowc_input; 
elsif (inbO = '0') then 
pres_rnode_lowc <= modeOlowc_output; 
end if; 
elsif (inb2 = '0') then 
if ( inb 1 = ' 1 ' ) then 
pres_mode_lowc <= ntodellowc_input; 
elsif (inbl = '0') then 
pres_mode_lowc <= modellowc_output; 
end if; 
else 






MODEO-PORT A-OUT PROCESS 
This process perform the mode 0 output operation for port_ A. This is 
a simple output operation. No "handshaking" is required, data is simply 
written to the port. 
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if guard then 
-- wait until output enable 
-- of the internal transfer 
wait until (out_en __ a='l'); 
AO <= inbO after tWB, null 
Al <= inbl after tWB, null 
A2 <= inb2 after LWB, null 
A3 <= inb3 after LWB, nul 1 
A4 <= inb4 after tWB, null 
AS <= inbS after tWB, null 
A6 <= inb6 after tWB, null 
A7 <= inb7 after tWB, null 
else 
AO <= null; 
Al <= null; 
A2 <=null; 
A3 <= null; 
A4 <=null; 




wait on guard; 
end process; 
end block modeOa_out; 
modeOa_output and RESET I 0') 
signal is active then placed the content 
r~gister to the port. 
after (tWB + 2 ns); 
after (lWB 1 2 ns); 
after (tWI3 + 2 ns); 
after (tWB + 2 ns); 
after (tWB + 2 ns); 
after (tWB t 2 ns); 
after (t WB t 2 ns); 
after (tWB + 2 ns); 
t t t I l t t t t I l t t t I l I It t I It I I I I t I I 1 l t I I I I I I l t t I t t I l t t t t t I l I I++ I t t I I I I I I I I I I I I 
MODE0-POR1' A IN PROCESS 
This process perfonn the mode 0 input. operation for port A. 'I'hi~; i:; 
a simple input operation. No "handshaking" is required, data i~; :;irn1,Iy 
read from the p:>rt and iJlaced onto the i nt.ernal transfer regist <~r. 
rnodeOa in: block {pres rnodea 
- rec1 read __ a 
modeOa_ input and RESE1 1 = '0' and 




place the content read from the port into the internal 
then enable the read acknowledge line so that the READ 
awaken and place the content onto the CPU data bus. 
if guard then 
inbO <= AO; 
inbl <= Al; 
inb2 (ro A2; 
inb3 <= A3; 
inb4 <= A4; 
transfer 1 P(] i :; I' ·r 
process can l><' 
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inbS <= AS; 
inb6 <= A6; 
inb7 <= A7; 
ack_read <=Fl , FO after tRD,ZX after (tRD + 5 ns); 
else 
inbO <= null; 
inbl <= null; 
inb2 <= null; 
inb3 <= null; 
inb4 <= null; 
inbS <= null; 
inb6 <= null; 
inb7 <= null; 
ack read <= ZX; 
end if; 
wait on guard; 
end process; 
end block modeOa_in; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ ++++++++H 
MODEl-PORT A-OUT PROCESS 
This process performs the mode 1 output operations on port A. This mode 
provides a mean for transferring output. data from the internal transfer 
registers to the port A jn c:onjunction with handshaking signals. 
modela_out: block ((pres_modea = modela_output or pres_modea = roode2a) 




it guard then 
-- wait for the write enable 
wait until (out_en_a = 'l' or RESET= 'l'); 
-- if interrupt masking register is set then send the interrupt to CPU 
if (INTEA = 'l') then 
C3 <= FO after tWIT, null after (tWIT + 2 ns); 
end if; 
placed output from data bus to the port 
AO <=DO after tWB, null after (tWB + 2 ns); 
Al <= Dl after tWB, null after (tWB + 2 ns); 
A2 <= D2 after tWB, null after (tWB + 2 ns); 
A3 <= D3 after tWB, null after (tWB + 2 ns); 
A4 <= D4 after tWB, null after (tWB + 2 ns); 
AS<= DS after tWB, null after (tWB + 2 ns); 
A6 <= D6 after tWB, null after (tWB + 2 ns); 
A7 <= D7 after tWB, null after (tWB + 2 ns); 
if the data has been accepted (ACK_BAR) then indicate that the 
CPU has written data out to the port A (OBF_BAR). 
if (C6 = 'l') then 
C7 <= FO after tYDB; 
end if; 
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--- deactivate the ORF' BAR line 
wait unlil (C6 = '0') -or (RESE'l' 
C7 <= Fl after lAOB; 
deactivate the interrupt line 
'l' ); 
wait until ( (C6 ~ 'l') and (C7 = '1 ') and (WR_BAR 
(RESET= 'l'); 
C3 <= Fl after tAIT; 
else 
AO <= nu11; 
Al <= null; 
A2 <= null; 
A3 <= null; 
A4 <= null; 
AS <= null; 
A6 <= null; 
A7 <=null 
C3 <= null 
C7 <= null 
end if; 
wait on guard; 
end process Ml __ oul; 
end block modela_out; 
'l')) or 
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MODEl-POR'l' A- IN PROCESS 
'Phis process performs the mode 1 input operations on port A. 'I'lti~; mudl· 
provides a means for transferring input data from [X)rt A to U1e int{!tlldl 
transfer registers in conjunction with strobes signals. 
rnodela in: block {(pres_modea = rrodela_inl-'ut or pres_modea = rnode2a) 
and RESET = 'O' ) 
begin 
Ml in: process 
-- internal latche~; to hold l he input data (latching effect) 
variable reg_aO, reg_ al, reg __ a2, req __ a 3, reg_a4, reg_a5, reg_a6, 
reg_a7 : t __ wlogic; 
variable I : integer; 
begin 
it guard then 
wait until strobe signal (STB_RAR) active then read in value 
from port A into internal tanporary register. 








reg __ a7: = A7; 
I l') i 
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indicate U1at the data has been loaded into lhe input latch; 
in essence, an acknowledgement. (IBF) 
CS<= Fl after tSIB, null after (tSIB + 2 ns); 
interrupt the CPU when the device request the service. 
if ( RD BAR = ' 1 ' ) and ( I NTEA = ' 1 ' ) then 
wait-until ((CS= 'l') and (C4 = 'l')) or (RES8'r = 'l'); 
C3 <=Fl after tSIT, null after (tSIT + 2 ns); 
end if; 
wait until READ line is activated then transfer data from the 
internal latch to the internal transfer register. Then send 
a read acknowledgement to activate READ process. 
wait until (read_req_a = 'l') or (RESET= 'l'); 
inbO <= reg_aO,null after tRD; 
inbl <= reg_al,null after tRD; 
inb2 <= reg_a2,null after tRD; 
inb3 <= reg_a3,null after tRD; 
inb4 <= reg_a4 ,null after tRD; 
inbS <= reg_a5,null after tRD; 
inb6 <= reg_a6,null after tRD; 
inb7 <= reg_a7,null after tRD; 
ack_read <= Fl , FO after tRD; 
-- deactivate the interrupt and buffer indicator lines. 
C3 <= FO after tRIT, null after (tRIT + 2 ns); 
wait until ((C4 = 1 1 1 ) and (RD_BAR = 'l')) or (RESET= 'l'); 
CS <= FO after tRIB, null after (tRIB + 2 ns); 
else 
C3 <= null; 
CS <=null; 
i nbO <= null; 
inbl <= null; 
inb2 <= null; 
inb3 <= null; 
inb4 <= null; 
inb5 <= null; 
inb6 <= null; 
inb7 <= null; 
ack read <= null; 
end if; 
wait on guard; 
end process Ml_in; 
end block modela_in; 
+++++++++++++++++++++++++++++++++++H-H ++++ H- H ++++++tH +++++++ t-H tt t t t H 
MODEO-PORT B-IN PROCESS 
This process perfonn the mode 0 input operation for port B. This is 
a simple input operation. No "handshaking" is required, data is simply 
read from the port and placed onto the internal transfer register. 
modeOb_in: block (pres_mndeb = rnodeOb_input and RKSE'l' ~ '0' and 
req_read_b = 'l') 




place the content read from the port into the internal transfer 
registers then enable the read acknowledge 1ine so that the READ 
process can be awaken and place the content onto the CPU data bus. 
if guard then 
inbO <= BO; 
inbl <= Bl; 
inb2 <= B2; 
inb] <= B3; 
inb4 <= 84; 
inbS <= BS; 
inb6 ('= B6; 
inb7 <= B7; 
ac.k_read <~Fl , l·'O after tmi,:;,x after (\Rll t S ns); 
else 
inbO <= nul 1 
inbl <= null 
inb2 <= null 
inb3 <= null 
inb4 <= null; 
inbS <= null; 
inb6 <= null; 
inb7 <= null; 
ack read <= ZX; 
end if; 
wait on guard; 
end process; 
end block modeOb_in; 
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MODEO--PORT B- OU'l' PROCESS 
This process perforn1 the mode 0 output operation for port B. This L> 
a simple output operation. No "handshaking" is required, data is ~;imply 
written to the port. 




if guard then 
-- wail until output enable siqnal is active then placed the conU,nt 
of the internal transfer register lo the port. 
wail until ((out en b='l') or (RES~r ~ '1')); 
BO<~ inbO afler-twB, null after (lWH I 2 ns); 
Bl <= inbl after LWB, null after (tWB I 2 ns); 
B2 <= inb2 after tWB, nul 1 after (tWB I 2 ns); 
B3 <= inh3 after tWB, nu! 1 n fl er ( tWB I 2 ns); 
H4 <~ inb4 after lWB, rn!l l i\lter (\WB t 2 n~;); 
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BS <= inb5 after tWB, null after (tWB + 2 ns) 
B6 <= inb6 after tWB, null after (tWB + 2 ns) 
B7 <= inb7 after tWB, null after (tWB + 2 11s) 
else 
BO <= null; 
Bl <= null; 
B2 <= null; 
BJ <= null; 
B4 <= null; 
BS <= null; 
B6 <= null; 
B7 <= null; 
end if; 
wait on guard; 
end process; 
end block modeOb_out; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
MODEl-PORT B-OUT PROCESS 
This process perfonns the mode 1 output operations on port B. This mode 
provides a means for transferring output data from the internal transfer 
registers to the port A in conjunction with handshaking signals. 
modelb out: 
begin -
block {pres_rnodeb = rrodelb_output and RESET= '0' ) 
Mlb_out: process 
begin 
if guard then 
-- wait for the write enable 
wait until (out_en_b = 'l' or RESET= 'l'); 
-- if interrupt masking register is set then send the interrupt to CPU 
if (INTEB = 11 1) then 
CO <= FO after tWIT, null after (tWIT + 2 ns); 
end if; 
placed output from data bus to the port 
BO <=DO after tWB, null after (tWB + 2 ns); 
Bl <= Dl after tWB, null after (tWB + 2 ns); 
B2 <= D2 after tWB, null after (tWB + 2 ns); 
BJ <=DJ after tWB, null after (tWB + 2 ns); 
B4 <= D4 after tWB, null after (tWB + 2 ns); 
BS <= DS after tWB, null after (tWB + 2 ns); 
B6 <= D6 after tWB, null after (tWB + 2 ns); 
B7 <= D7 after tWB, null after (tWB + 2 ns); 
if the data has been accepted (ACK_BAR) then indicate that the 
CPU has written data out to the port B (OBF_BAR). 
if (C2 = 1l1) then 
Cl <= FO after tWOB; 
end if; 
-- deactivate the OBF_BAR line 
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wait until (C2 = '0') or RESE'l' ~ ']'; 
Cl (= Fl after tAOB; 
deactivate the interrupt line 
wail until ((C2 = 'l') and (Cl~ 'l') and (WR BAR 
CO <= Fl after tAIT; -
else 
BO <= null; 
Bl <=null; 
B2 <=null; 
B3 <= null; 
B4 <=null; 
BS <= null; 
136 <= null; 
B7 <= null; 
co <= null; 
Cl <= null; 
end if; 
~ait on guard; 
end process Mlb_out; 
end block modelb_out; 
' 1 ' ) ) or RESE'l'- ' 1 ' ; 
+++++++++++++++++++++++++++++++~+++++++++++++++++++++++++++++++++++Ill Ill 
MODEl-PORT B-IN PROCESS 
This process perfonns the mode 1 input operations on port B. This mode 
provides. a means for transferring input data from port B to the internal 
transfer registers in conjunction with strobes signals. 
modelb_in: block (pres_modeb = modelb_input and RESET= '0') 
begin 
Mlb_in: process 
-- internal latches to hold the input data (latching effect) 
variable reg_b0,reg_bl,reg_b2,reg_b3,reg_b4,reg_b5,reg_b6, 
reg_b7 : t_wlogic; 
variable I : integer; 
begin 
if guard then 
wait until strobe signal (STB __ BAR) active then read in value 
from port B into internal temporary register. 




reg_b3 : = B3; 
reg_b4:= B4; 
reg_bS:= BS; 
reg_ b6 : ""' B6 ; 
reg __ b7: = B7; 
I l') j 
indicate that the data has been loaded into the input latch; 
in essence, an acknowledgement. (IBF) 
Cl <=Fl after tSJH, null after (LSJB + 2 ns); 
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-- interrupt the CPU when the device request the service. 
if (RD_BAR = 1 1 1 ) and (INTEB = 'l') then 
wait until ((Cl= 'l') and (C2 = 'l')) or (RESET= 1 1 1 ); 
CO<= Fl after tSIT, null after (tSIT + 2 ns); 
end if; 
wait until READ Une is activated then transfer data from tJ1e 
internal latch to the internal transfer register. 'I'hen send 
a read acknowledgement to activate READ process. 
wait until ((RD_BAR = '0') or (RESET= 'l')); 
inbO <= reg_bO,null after tRD; 
inbl <= reg_bl,null after tRD; 
inb2 <= reg_b2,null after tRD; 
inb3 <= reg_bJ,null after tRD; 
inb4 <= reg_b4,null after tRD; 
inbS <= reg_bS,null after tRD; 
inb6 <= reg_b6,null after tRD; 
inb7 <= reg_b7,null after tRD; 
ack_read <= Fl , FO after tRD; 
-- deactivate the interrupt and buffer indicator lines. 
CO <= FO after tRIT, null after (tRIT + 2 ns); 
wait until ((C2 = 'l') and (RD BAR= 'l')) or (RESET= 'l'); 
Cl <= FO after tRIB, null after ( tRIB + 2 ns); 
else 
CO <= null; 
Cl <= null; 
inoO <=null; 
inbl <= null; 
inb2 <= null; 
inb3 <= null; 
inb4 <= null; 
inbS <= null; 
inb6 <= null; 
inb7 <= null; 
ack read <= null; 
end if; 
wait on guard; 
end process Mlb_in; 
end block modelb_in; 
-~ +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
-- MODEO-LOWER PORT C-IN PROCESS 
This process performs the mode 0 input operation for lower port c. This i 
a simple input operation. No "handshaking" is required, data is simply 
read from the port and placed onto the internal transfer register. 
modeOlowc_in: block (pres_mode_lowc = modeOlowc_input and RESET= '0' and 




place the content read from the port into the internal transfer 
registers then enable the read acknowledge line so that the READ 
process can be awaken and place the content onto the CPU data bus. 
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if guard then 
inbO <= CO; 
inbl <=Cl; 
inb2 <= C2; 
inb3 <= CJ; 
ack_read <~Fl , FO after UU>,ZX after (UW + S ns); 
else 
inbO <= null; 
inbl <= null; 
inb2 <=null; 
inb3 <=null; 
ack read <= ZX; 
end if; 
wait on guard; 
end process; 
end block modeOJowc in; 
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MODEO- LOWER POR'r c--OUT PROCESS 
This process perfonns the mode 0 011tput operation for lower port c. 
This is a simple output operation. No "handshaking" is required, dot d i:; 
simply written to the port. 




if guard then 
-- wait until output enable signal is active then placed the content. 
-- of the internal transfer register to the port. 
wait until (out_en_c = 'l'); 
CO <= inbO after tWB, null after (tWB + 2 ns) 
Cl <= inbl after tWB, null after (tWB + 2 ns) 
C2 <= inb2 after tWB, null after (tWB + 2 ns) 
C3 <= inbJ after tWB, null after (tWB + 2 ns) 
else 
CO <= ·null; 
Cl <= null; 
C2 <= null; 
CJ <= null; 
end if; 
wait on guard; 
end process; 
end block modeOlowc_out; 
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MODEl-LOWER PORT C-IN PROCESS 
This process perfonns mode 1 input operation for lower port C. Basically, 
in this mode only two bits of lower port C, namely bit 0 and bit 1, will 
acts as the output port. 'I'his is a simple input operation. 
modellowc_in: block (pres_mode _ _lowc = nndellowc_input and RESET= '0' ctnJ 
req__read_c = '1') 




if guard then 
inbO <= CO; 
inbl <= Cl; 
inb2 <= C2; 
ack read <= Fl , FO aft.er LRD,ZX after (tRD I 5 ns); 
else -
inbO <= null; 
inbl <= null; 
inb2 <= null; 
ack read <= ZX· 
end if; 
/ 
wait on guard; 
end process; 
end block modellowc_in; 
++++++++++++++++++++++++++++++++++t+H+++++++++++t++-!+++++-1+++++++++++++-1 
MODEl-LOWER PORT C-OUT PROCESS 
'l'his process performs mode 1 output operation for lower port C. Basically, 
in this mode only two bits of lower port C, namely bit 0 and bit 1
1 
will 
acts as the input port. This is a simple output operation. 




if guard then 
co <= inbO 
Cl <= inbl 
C2 <= inb2 
else 
CO <= null 
Cl <= null 
C2 <= null 
end if; 
wait on guard; 
end process; 
0ut __ en c = 'l') 
end block modellowc_out; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
MODEO-UPPER PORT C-IN PROCESS 
This process performs the mode 0 input operation for upper port C. This is 
a simple input operation. No "handshaking" is required, data is simply 
read from the port and placed onto the internal transfer register 




req __ read_c = 'l') 
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place the content read from the port into tlte internal transfer 
registers then enable lhe read acknowledge line so that the READ 
process can be awaken and plc1ce the content onto the CPU data bus. 
it guard then 
inb4 (= C4; 
inb5 <~ CS; 
inb6 <= C6; 
inb7 <= C7; 
ack_read <= f'l , FO after tlW,:'.X after (tlU> t 5 ns); 
else 
inb4 <=null; 
inbS <= nu I I ; 
inb6 <= nul I; 
inb7 <= null; 
ack read <= ZX; 
end iC 
wait on guard; 
end process; 
end block modeOupc __ in; 
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MODEO-UPPER POH'l' COU'l' PROCESS 
'l'his process perfon1Ls the mode 0 output operation for upper port c. 
This is a simple output operation. No "handshaking" is required, cLtl d i ~; 
simply written to the port. 




if guard then 
-- wait until output enable signal is active then placed the content 
-- of the internal transfer register to the port. 
wait until (out_en_c = 'l') or RESET= 'l'; 
C4 <= inb4 after tWB, null after (tWB + 2 ns); 
CS <= inbS after tWB, null after (tWB + 2 ns); 
C6 <= inb6 after tWB, null after (tWB + 2 ns); 
C7 <= inb7 after tWB, null after (tWB + 2 ns); 
else 
·C4 <= null; 
cs <= null; 
C6 <= null; 
C7 <= null; 
end if; 
wait on guard; 
end process; 
end block modeOupc_out; 
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MODEl-UPPER PORT C BIT4,S-IN PROCESS 
This process performs mode 1 input operation for upper port C. Basically, 
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in this mode only two bits of upper port c, namely bit 4 and bit 5, wi 11 
··- acts as the output port. This is a simple input operation. 
modelupc45_in: block (pres_mode_upc = modelupc4'5_input and RESET= '0' and 




if guard then 
inb4 <= C4 
inb5 <= cs 
ack_read < Fl , FO after tRD,ZX after (tRD + 5 ns); 
else 
inb4 <= null; 
inbS <= null; 
ack_read <= ZX; 
end if; 
wait on guard; 
end process; 
end block rnodelupc45_in; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++-!-++-!-++++ 
MODEl-UPPER PORT C BIT4,5-DUT PROCESS 
This process performs mode 1 output operation for upper port C. Basically, 
in this mode only two bits of upper port c, namely bit 4 and bit 5, will 
acts as the input port. This is a simple output operation. 




if guard then 
C4 <= inb4; 
CS <= inbS; 
else 
C4 <= null; 
cs <= null; 
end if; 
wait on guard; 
end process; 
out_en c = 'l') 
end block rnodelupc45_out; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++-!-+ 
MODEl-UPPER PORT C BIT6,7-IN PROCESS 
This process performs model input operation for upper port c. Basically, 
-- in this mode only two bits of upper port c, namely bit 6 and bit 7, will 
-- acts as the output port. This is a simple input operation. 




if guard then 
inb6 <= C6; 
inb7 <= C7; 
req_read_c = 'l') 
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ack_read <=Fl , FO after t:Rl>,ZX ctiter (t.RD + 5 ns); 
else 
inb6 <= null; 
inb7 <=null; 
ack __ read <= ZX; 
end if; 
wait on guard; 
end process; 
end block modelupc67 in; 
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MODEl -UPPER PORT c Bl T6 I'/ OU'1' PHOCl,;ss 
This process perform .. s mode 1 output operation for upper P<-'rt C. Bd:;i<'<1lly, 
- in this mode only two bits ot upper port c,.namely bit 6 and bit ·1, will 
acts as the output EX.> rt. This is a simple output operation. 




if guard then 
C6 <= inb6; 
C7 <= inb'/; 
else 
C6 <= null; 
C7 <= null; 
end if; 
wait on guard; 
end process; 
out __ en ___ c = 'l') 
end block modelupc67_out; 
++++++++++++t+++t+t++++++t+++ttt++ttt-l+ttt+ttt+t-l-++-l-+-1-++t+++++tttttl II Ill 
PORT A-INTERFACE PROCESSES 
The following processes are used as input/output interface from the 
internal registers holding content of port A to the external bus A. 
The reason we have to use such interface because as a bus, when the 
driver is deactivated, its value will be re-calculate. But we want to 
retain those value, hence, we have to use registers as buffers. 
process (AO) 
begin 
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Al <= PAl, n11l l ct.! l er l ns; 
end process; 
process ( PA2) 
lx~qin 
























PBO <= BO; 
end process; 
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PORT B- I N'l'ERl"ACE PROCESSES 
'l'he following processes are used as input/outpul interface from the 
--- internal registers holding content of port A to the external bus A. 
'I'he reason we have lo use such i ntertace because as a bus, when the 
driver is deactivated, its value will be re-calculate. But we want lo 
retain those value, hence, we have to use registers as buffers. 
process (Bl) 
begin 




PB2 <= B2; 
end process; 
process ( B3) 
begin 












l'B6 (= B6; 
end process; 
process ( B'/) 
begin 




















84 <= PB4, null after 1 ns; 
end process; 
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process (PBS) 
begin 








B7 <= PB7,null after l ns; 
end process; 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++I ++I+++ I It 
PORT C-INTERFACE PROCESSES 
The following processes are used as input/output interface fran the 
internal registers holding content of port A to the external bus A. 
The reason we have to use such interface because as a bus, when the 
driver is deactivated, its value will be re-calculate. But we want to 
retain those value, hence, we have to use registers as buffers. 
process (CO) 
begin 




PCl <= Cl; 
end process; 
t'r < "~c':;:; ( C2) 
lx•qin 
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C2 <= PC2, null after 1 ns; 
end process; 
process ( PC3) 
begin 












C6 <~ PC6,nu1 l alter 1 ns; 
end p roces~;; 
process (PC7) 
begin 
C7 <= PC7,null after 1 m;; 
end process; 
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'l'his process acb; as a li.ITUning constraint checker for RD_BAR pulse widt Ii 
process (Rn __ BAR) 
variable readlastevent : lime :~ 0 ns; 
begin 
if (RD _BAR ' EVENT) and ( RD_ BAR = ' 1 ' ) then 
assert (NOW= 0 ns) or ((NOW - readlastevent) >= tRR) 
report "RD_BAR pulse width is less than tRR" severity warninq; 
elsif (RD_BAR'EVENT) and (RD_BAR = '0') then 
readlastevent := NOW; 
end if; 
end process; 
+++++++++++ +t +++++++ ++++++++ +t+t t tt Htt t +++++ H+ttt++++t++++++t+ Ht t I I I f I 
This process acts as a tim:ning constraint checker for WR_BAR pulse width 
process (WR_BAR) 
~eriable writelastevent : time := 0 ns; 
begin 
if (WR_BAR'EVENT) and (WR_BAR = 'l') then 
assert (NOW= 0 ns) or ((NOW - writelastevent) >= tWW) 
report "WR_BAR pulse width i!; less than tWW" severity warning; 
elsif (WR __ BAR'EVENT) and (WR_BAR = '0') then 
writelastevent := NOW; 
end if; 
end process; 
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This process acts as a timning constraint checker for hold/setup time 
for address after/before read pulse width 
process (RD_BAR, AO_MODE, Al_MODE, CS_BAR) 
variable readlastevent : time := O ns; 
variable addresslastevent : time := 0 ns; 
begin 
if (AO_MODE'EVENT) or (Al_MODE'EVENT) or (CS_BAR'EVENT) then 
assert (NOW= 0 ns) or ((NOW - readlastevent) >= tRA) 
report "Address stable not longer than tRA after read pulse" 
severity warning; 
addresslastevent := NOW; 
end if; 
if (RD_BAR' EVENT) and (RD_BAR = 'O') then 
assert (NOW= 0 ns) or ((NOW - addresslastevent) >= tAR) 
report "Address stable not longer than tAR before read pulse" 
severity warning; 
elsif (RD __ BAR'EVENT) and (RD_BAR= 'l') then 
readlastevent := NOW; 
end if; 
end process; 
+1-++-H+H+++t+llHI++ I ti ttH f+-1 l++H+++H+++++t+++++H++H++-t++-t t+-1-1+++++ 
--- '!'his process acts ilS a timuing constraint checker for hold/setup time 
for address after/before write pulse width 
pt ( )( ~(;:;:; (WR HAR I AO MODE: I l\1 MODE I cs BAR) 
Vdtlitb]e Writelastevent : -time :~ Q-nS; 
vc1rirtble addresslastevent : time := 0 ns; 
begin 
if (AO_MODE'EVENT) or (Al_MODE'EVEN'T) or (CS_BAR'EVENT) then 
assert (NOW= 0 ns) or ((NOW - writelastevent) >= tWA) 
report "Address stable not longer than tWA after write pulse" 
severity warning; 
addresslastevent := NOW; 
end if; 
if (WR_BAR' EVEN'I') and ( WR_BAR = '0') then 
assert (NOW= 0 ns) or ((NOW - addresslastevent) >= tAW) 
repo1t "Address stable not longer than tAW before write pulse" 
severity warning; 
elsif (WR_BAR' EVENT) and (WR_BAR = 'l') then 
writelastevent := NOW; 
end if; 
end process; 
++++ +++++++++++++++++++ +++++++++++++++ +++!-+++++++Ht+++++++++++++++++++++ 
This process acts as a tirnning constraint checker for time between read 
and write pulse 
process (RD_BAR, WR_BAR) 
variable readlastevent : time := 0 ns; 
variable wri telastevent : t.ime : = O ns; 
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begin 
.i.f (HL>_l3AR'EVENT) and (RD_BAH = '0') then 
assert (NOW = 0 ns) or ( (NOW write 1 astevent) >= tRV) or 
(writelastevent = 0 ns) 
report "Time between read and write is smaller than tRV" 
severity warning; 
readlastevent := NOW; 
end if; 
if (WR_BAR'E.'VEN'I') and (WR_BAR = '0') then 
assert (NOW= 0 ns) or ((NOW - readlastevent) >= tRV) or 
(readlastevent = 0 ns) 
report "Time between read and write is smaller than tRV" 
severity warning; 
writelastevent := NOW; 
end if; 
end process; 
++-t t t IHI++ It t H-H H H +It H++ t t t It t It +t I +t H ++++ t++++++++++++++-1 t ti I 11 I I I 
This process acts as a tirrming constraint checker for hold/setup time t()r-
data after/before write pulse width 
process (WR __ BAR,DO, Dl ,D2, D3, D4, DS, D6 ,D'/) 
variable wrilelastevent : time := 0 ns; 
variable writelow : integer :~ O; 
variable datalastevent : time :~ 0 ns; 
begin 
if ((DO' RVEN'I') or (Dl 'EVENT) or (02' EVENT) or 
(D3'EVEN'l') or (D4'EVENT) or (lJ':i'EVEN'r) or 
( U6 ' EVEN'!') or ( D7 ' EVENT) ) and (CS _BAR ' EVE:N'I') 
and (WR HAR = ' 1 ' ) t hen 
assert (NOW - 0 ns) or ((NOW writelastevent) >~ LWD) 
report "l>ata valid atter write is shorter than tWD" 
severity warning; 
elsif ((UO'EVEN'l') or (Dl'EVENT) or (D2'EVEN'I') or 
(l!J'EVE:N'I') ur (f>4'EVEN'f) or (DS'EVENT) or 
(D6'EVE:N'I') or (D7'EVEN'I')) and (CS_HAR'EVENT) 
and (WH_BAR = '0') and (wrilelow = l)then 
datalastevent := NOW; 
end if; 
if (WR __ HAH'EVEN'I') and (WR BAR~ 'l') then 
assert (NOW= 0 ns) or T<NOW datalastevent) >= tDW) 
report "Data valid before write is shorter than tDW" 
severity warning; 
wri telastevent : = NOW; 
writelow := O; 
el.sif (WR_BAR'EVENT) anq (WR_BAR ~ '0') then 
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-- configuration declaration 
configuration i8255a_c of i8255a_e is 
for i8255a a 
end for; -
nd i8255a_c; 
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